{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T00:36:17Z","timestamp":1730248577471,"version":"3.28.0"},"reference-count":28,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,2]]},"DOI":"10.1109\/icit.2018.8352393","type":"proceedings-article","created":{"date-parts":[[2018,5,4]],"date-time":"2018-05-04T17:34:26Z","timestamp":1525455266000},"page":"1447-1452","source":"Crossref","is-referenced-by-count":2,"title":["Study of System-on-Chip devices to implement embedded real-time simulators of modular multi-level converters using high-level synthesis tools"],"prefix":"10.1109","author":[{"given":"D.","family":"Tormo","sequence":"first","affiliation":[]},{"given":"R.","family":"Vidal-Albalate","sequence":"additional","affiliation":[]},{"given":"L.","family":"Idkhajine","sequence":"additional","affiliation":[]},{"given":"E.","family":"Monmasson","sequence":"additional","affiliation":[]},{"given":"R.","family":"Blasco-Gimenez","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IECON.2012.6389570"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/j.matcom.2015.10.001"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2012.2219593"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/EPE.2013.6634656"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/EPE.2015.7309125"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2015.2491883"},{"journal-title":"High-level synthesis with Vivado HLS","year":"2012","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2015.7357152"},{"key":"ref18","article-title":"Optimizing fpga-based accelerator design for deep convolutional neural network","author":"zhang","year":"2015","journal-title":"ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/DCIS.2016.7845376"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISIE.2010.5637505"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1049\/pe:20020307"},{"key":"ref27","article-title":"Embedded real-time simulator implementations of electromechanical systems using system-on-chip devices","author":"tormo","year":"2017","journal-title":"ELECTRIMACS 2017"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/PTC.2003.1304403"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TPWRD.2015.2508381"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TPWRD.2010.2060737"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TPWRD.2013.2285633"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2013.2282600"},{"journal-title":"Altera ARM-Based SoC Overview","year":"2016","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TPWRD.2012.2188911"},{"journal-title":"Zynq-7000 All Programmable SoC Overview","year":"2016","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2017.8052985"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/COMPTELIX.2017.8004013"},{"key":"ref21","article-title":"Fasten: An fpga-based secure system for big data processing","volume":"pp","author":"boeui","year":"2017","journal-title":"IEEE Design & Test"},{"key":"ref24","article-title":"An evaluation of a high-level synthesis approach to the fpga-based sub-microsecond real-time simulation of power converters","author":"montano","year":"2017","journal-title":"IEEE Transactions on Industrial Electronics"},{"key":"ref23","article-title":"Machine learning predictive modelling high-level synthesis design space exploration","author":"schafer","year":"2012","journal-title":"IET Computers & Digital Techniques"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/IECON.2016.7793185"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2513673"}],"event":{"name":"2018 IEEE International Conference on Industrial Technology (ICIT)","start":{"date-parts":[[2018,2,20]]},"location":"Lyon","end":{"date-parts":[[2018,2,22]]}},"container-title":["2018 IEEE International Conference on Industrial Technology (ICIT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8342303\/8352140\/08352393.pdf?arnumber=8352393","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,6,1]],"date-time":"2018-06-01T19:01:00Z","timestamp":1527879660000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8352393\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,2]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/icit.2018.8352393","relation":{},"subject":[],"published":{"date-parts":[[2018,2]]}}}