{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,27]],"date-time":"2024-08-27T09:48:12Z","timestamp":1724752092184},"reference-count":15,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,3,10]],"date-time":"2021-03-10T00:00:00Z","timestamp":1615334400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,3,10]],"date-time":"2021-03-10T00:00:00Z","timestamp":1615334400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,3,10]],"date-time":"2021-03-10T00:00:00Z","timestamp":1615334400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,3,10]]},"DOI":"10.1109\/icit46573.2021.9453638","type":"proceedings-article","created":{"date-parts":[[2021,6,18]],"date-time":"2021-06-18T20:23:57Z","timestamp":1624047837000},"source":"Crossref","is-referenced-by-count":1,"title":["Simultaneous Multiprocessing on FPGA-CPU Heterogeneous Chips"],"prefix":"10.1109","author":[{"given":"Sam","family":"Amiri","sequence":"first","affiliation":[]},{"given":"Salman","family":"Abdi","sequence":"additional","affiliation":[]},{"given":"Sara","family":"Sharifzadeh","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2018.00071"},{"key":"ref11","article-title":"SDSoC user guide","year":"0"},{"key":"ref12","article-title":"Intel TBB","year":"0"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-014-1200-3"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/99.660313"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/318789.318796"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2015.2432809"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MuCoCoS.2013.6633603"},{"key":"ref6","article-title":"Xeon+FPGA platform for the data center","year":"0"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1723112.1723134"},{"key":"ref8","article-title":"Managing reconfigurable FPGA acceleration in a POWER8-based cloud with FAbRIC","year":"0"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853195"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2544137.2544163"},{"key":"ref1","article-title":"HSA Foundation","year":"0"},{"key":"ref9","article-title":"Simultaneous multiprocessing in a software defined heterogeneous FPGA","author":"nunez-yanez","year":"2018","journal-title":"The Journal of Supercomputing"}],"event":{"name":"2021 22nd IEEE International Conference on Industrial Technology (ICIT)","location":"Valencia, Spain","start":{"date-parts":[[2021,3,10]]},"end":{"date-parts":[[2021,3,12]]}},"container-title":["2021 22nd IEEE International Conference on Industrial Technology (ICIT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9453462\/9453463\/09453638.pdf?arnumber=9453638","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T15:42:30Z","timestamp":1652197350000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9453638\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,3,10]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/icit46573.2021.9453638","relation":{},"subject":[],"published":{"date-parts":[[2021,3,10]]}}}