{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T06:37:28Z","timestamp":1729665448784,"version":"3.28.0"},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,12]]},"DOI":"10.1109\/icm.2018.8704042","type":"proceedings-article","created":{"date-parts":[[2019,5,2]],"date-time":"2019-05-02T18:49:41Z","timestamp":1556822981000},"page":"256-259","source":"Crossref","is-referenced-by-count":0,"title":["Low Energy ASIC Design for Main Memory Data Compression\/Decompression"],"prefix":"10.1109","author":[{"given":"Mervat M.A.","family":"Mahmoud","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dalia A.","family":"El-Dib","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hossam A.H.","family":"Fahmy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1147\/rd.452.0287"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.824304"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.6"},{"article-title":"Frequent Pattern Compression: A Significance-Based Compression Scheme for L2 Caches","year":"2004","author":"alameldeen","key":"ref13"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"377","DOI":"10.1145\/2370816.2370870","article-title":"Base-Delta-Immediate Compression: Practical Data Compression for On-Chip Caches","author":"gennady pekhimenko","year":"2012","journal-title":"In International Conference on Parallel Architectures and Compilation Techniques (PACT)"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540724"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830790"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783746"},{"key":"ref18","article-title":"PARSEC 2.0: A New Benchmark Suite for Chip-Multiprocessors","author":"bienia","year":"2009","journal-title":"Proc of the 4th Annual Workshop on Modeling Benchmarking and Simulation"},{"article-title":"{PERFECT (Power Efficiency Revolution For Embedded Computing Technologies)} Benchmark Suite Manual","year":"2013","author":"barker","key":"ref19"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS.2017.8010117"},{"journal-title":"Working Paper","article-title":"Intel® Solid-State Drives in Server Storage Applications","year":"2014","key":"ref3"},{"key":"ref6","first-page":"1","article-title":"A Survey Of Architectural Approaches for Data Compression in Cache and Main Memory Systems","volume":"9219","author":"mittal","year":"2015","journal-title":"IEEE Trans Parallel Distrib Syst"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3064176.3064187"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.2200\/S00581ED1V01Y201405CAC028"},{"key":"ref7","first-page":"51","article-title":"Exploiting compressed block size as an indicator of future reuse","author":"pekhimenko","year":"2015","journal-title":"IEEE International Symposium on High-Performance Comp Architecture"},{"journal-title":"Computer Organization and Design The Hardware\/Software Interface","year":"2013","author":"patterson","key":"ref2"},{"key":"ref1","first-page":"16","article-title":"The main memory system: challenges and opportunities","author":"mutlu","year":"2015","journal-title":"Communications of the Korean Institute of Information Scientists and Engineers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2597652.2597655"},{"year":"0","key":"ref20","article-title":"NanGate 45nm Open Cell Library"}],"event":{"name":"2018 30th International Conference on Microelectronics (ICM)","start":{"date-parts":[[2018,12,16]]},"location":"Sousse, Tunisia","end":{"date-parts":[[2018,12,19]]}},"container-title":["2018 30th International Conference on Microelectronics (ICM)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8698775\/8703878\/08704042.pdf?arnumber=8704042","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,9,16]],"date-time":"2023-09-16T03:30:51Z","timestamp":1694835051000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8704042\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,12]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/icm.2018.8704042","relation":{},"subject":[],"published":{"date-parts":[[2018,12]]}}}