{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,4]],"date-time":"2026-06-04T20:48:21Z","timestamp":1780606101595,"version":"3.54.1"},"reference-count":15,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,12,1]],"date-time":"2019-12-01T00:00:00Z","timestamp":1575158400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,12,1]],"date-time":"2019-12-01T00:00:00Z","timestamp":1575158400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,12,1]],"date-time":"2019-12-01T00:00:00Z","timestamp":1575158400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,12]]},"DOI":"10.1109\/icm48031.2019.9021511","type":"proceedings-article","created":{"date-parts":[[2020,3,6]],"date-time":"2020-03-06T13:03:39Z","timestamp":1583499819000},"page":"325-329","source":"Crossref","is-referenced-by-count":9,"title":["Design Procedure for Two-Stage CMOS Opamp using gm\/ID design Methodology in 16 nm FinFET Technology"],"prefix":"10.1109","author":[{"given":"Bakr","family":"Hesham","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"El-Sayed","family":"Hasaneen","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hesham F. A.","family":"Hamed","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","DOI":"10.1017\/9781108125840","author":"jespers","year":"2017","journal-title":"Systematic Design of Analog CMOS Circuits"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-981-13-5802-9_83"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2005.851395"},{"key":"ref13","author":"allen","year":"2011","journal-title":"CMOS Analog Circuit Design"},{"key":"ref14","article-title":"High bandwidth low power operational amplifier design and compensation techniques","author":"kumar","year":"2009","journal-title":"Iowa State University Digital Repository"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JEC-ECC.2018.8679536"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-61285-0_15"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-61285-0_14"},{"key":"ref6","first-page":"64","article-title":"A 33fJ\/Step SAR capacitance-to-digital converter using a chain of inverter-based amplifiers","volume":"2","author":"omran","year":"2016","journal-title":"IEEE Trans Circuits Syst I"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2016.12.007"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/4.597291"},{"key":"ref7","article-title":"A gm\/ID based methodology for the design of CMOS analog circuits and its application to the synthesis of a silicon-on-insulator micropower OTA","volume":"31","author":"flandre","year":"1996","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea6040020"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7062848"},{"key":"ref9","author":"jespers","year":"2009","journal-title":"The gm\/ID Methodology a sizing tool for low-voltage analog CMOS Circuits The semi-empirical and compact model approaches"}],"event":{"name":"2019 31st International Conference on Microelectronics (ICM)","location":"Cairo, Egypt","start":{"date-parts":[[2019,12,15]]},"end":{"date-parts":[[2019,12,18]]}},"container-title":["2019 31st International Conference on Microelectronics (ICM)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9000745\/9021274\/09021511.pdf?arnumber=9021511","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,17]],"date-time":"2022-07-17T21:53:38Z","timestamp":1658094818000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9021511\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,12]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/icm48031.2019.9021511","relation":{},"subject":[],"published":{"date-parts":[[2019,12]]}}}