{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T00:47:46Z","timestamp":1730249266131,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,12,1]],"date-time":"2019-12-01T00:00:00Z","timestamp":1575158400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,12,1]],"date-time":"2019-12-01T00:00:00Z","timestamp":1575158400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,12,1]],"date-time":"2019-12-01T00:00:00Z","timestamp":1575158400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,12]]},"DOI":"10.1109\/icm48031.2019.9021930","type":"proceedings-article","created":{"date-parts":[[2020,3,6]],"date-time":"2020-03-06T13:03:39Z","timestamp":1583499819000},"page":"182-185","source":"Crossref","is-referenced-by-count":1,"title":["Automated Current Mirror Layout (ACML) Tool"],"prefix":"10.1109","author":[{"given":"Fady","family":"Atef","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marina Hamdy","family":"Zaky","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nada Khaled","family":"Ahmed","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mario Adel","family":"Messiha","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Omar Tarek","family":"Abdelwahab","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Abanoub Atef","family":"Farid","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Omar Mohamed","family":"Selim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hassan","family":"Mostafa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/4.391116"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"177","DOI":"10.1109\/TCAD.2003.822132","article-title":"On the exploration of the solution space in analog placement with symmetry constraints","volume":"23","author":"florin","year":"2004","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/SMACD.2019.8795235"},{"key":"ref13","first-page":"1411","article-title":"Pareto Front Analog Layout Placement Using Satisfiability Modulo Theories","author":"sherif m saif","year":"2016","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref14","article-title":"Analog layout placement exploiting sub-block shape functions","author":"e1-kenawy","year":"2016","journal-title":"SMACD"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-014-0419-5"},{"key":"ref16","article-title":"A Novel MIM-CapacitorBased 1-GS\/s 14-bit Variation-Tolerant Fully-Differential Voltage-to-Time Converter (VTC) Circuit","volume":"26","author":"elbayoumi","year":"2017","journal-title":"Journal of Circuits Systems and Computers (JCSC)"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-014-0465-z"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/4.75012"},{"key":"ref3","article-title":"ALSYN: flexible rule-based layout synthesis for analog IC's","volume":"28","author":"bexten","year":"1993","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"ref6","first-page":"768","article-title":"A SKILLTM?based library for retargetable embedded analog cores","author":"jingnan","year":"2001","journal-title":"Proceedings of the Design Automation and Test in Europe (DATE)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/43.511572"},{"journal-title":"LAYGEN- Automatic layout generation of analog ICs from hierarchical template descriptions in Research in Microelectronics and Electronics","year":"2006","author":"lourengo","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2003.08.004"},{"key":"ref2","article-title":"Equalizer Implementation for 10 Gbps Serial Data Link in 90 nm CMOS Technology","author":"adel","year":"2007","journal-title":"Microelectronics"},{"journal-title":"Analog Layout Synthesis A Survey of Topological Approaches","year":"2010","author":"helmut e","key":"ref1"},{"key":"ref9","first-page":"-101v","volume":"5","author":"zhang","year":"0","journal-title":"A novel analog layout synthesis tool In Proceedings of the International Symposium on Circuits and Systems"}],"event":{"name":"2019 31st International Conference on Microelectronics (ICM)","start":{"date-parts":[[2019,12,15]]},"location":"Cairo, Egypt","end":{"date-parts":[[2019,12,18]]}},"container-title":["2019 31st International Conference on Microelectronics (ICM)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9000745\/9021274\/09021930.pdf?arnumber=9021930","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,17]],"date-time":"2022-07-17T21:50:01Z","timestamp":1658094601000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9021930\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,12]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/icm48031.2019.9021930","relation":{},"subject":[],"published":{"date-parts":[[2019,12]]}}}