{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T13:09:51Z","timestamp":1725800991373},"reference-count":8,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,12,19]],"date-time":"2021-12-19T00:00:00Z","timestamp":1639872000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,12,19]],"date-time":"2021-12-19T00:00:00Z","timestamp":1639872000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,12,19]],"date-time":"2021-12-19T00:00:00Z","timestamp":1639872000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,12,19]]},"DOI":"10.1109\/icm52667.2021.9664946","type":"proceedings-article","created":{"date-parts":[[2022,1,7]],"date-time":"2022-01-07T20:42:35Z","timestamp":1641588155000},"page":"66-69","source":"Crossref","is-referenced-by-count":2,"title":["Performance of DSP operations implemented using a soft microprocessor: a case study based on Nios II"],"prefix":"10.1109","author":[{"given":"Aleieldin","family":"Shamseldin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hassan","family":"Soubra","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Reham","family":"ElNabawy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"year":"2013","author":"parveen","article-title":"Design and FPGA Implementation of a Digital Signal Processor","key":"ref4"},{"year":"2012","author":"ferdous","article-title":"Design, Synthesis and FPGA-based Implementation of a 32-bit Digital Signal Processor","key":"ref3"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1117\/12.451077"},{"year":"2015","author":"thorat kiran","article-title":"Design of Digital Signal Processor using VHDL","key":"ref5"},{"year":"2010","article-title":"Texas Instruments TMS320C64x\/C64x+ DSP CPU and Instruction Set Reference Guide., SPU732","key":"ref8"},{"year":"2016","article-title":"Intel Nios II Classic Processor Reference Guide., NII5V1","key":"ref7"},{"year":"2005","author":"mohammedali","article-title":"FPGAs Provide Reconfigurable DSP Solutions","key":"ref2"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1016\/S0065-2458(08)60403-9"}],"event":{"name":"2021 International Conference on Microelectronics (ICM)","start":{"date-parts":[[2021,12,19]]},"location":"New Cairo City, Egypt","end":{"date-parts":[[2021,12,22]]}},"container-title":["2021 International Conference on Microelectronics (ICM)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9664825\/9664893\/09664946.pdf?arnumber=9664946","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T16:56:44Z","timestamp":1652201804000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9664946\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,12,19]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/icm52667.2021.9664946","relation":{},"subject":[],"published":{"date-parts":[[2021,12,19]]}}}