{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,4]],"date-time":"2026-06-04T03:21:10Z","timestamp":1780543270423,"version":"3.54.1"},"reference-count":12,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,12,14]],"date-time":"2024-12-14T00:00:00Z","timestamp":1734134400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,12,14]],"date-time":"2024-12-14T00:00:00Z","timestamp":1734134400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,12,14]]},"DOI":"10.1109\/icm63406.2024.10815828","type":"proceedings-article","created":{"date-parts":[[2024,12,31]],"date-time":"2024-12-31T19:25:30Z","timestamp":1735673130000},"page":"1-5","source":"Crossref","is-referenced-by-count":5,"title":["Optimized Fixed Point MAC Unit for Neural Network on FPGA"],"prefix":"10.1109","author":[{"given":"Farshideh","family":"Kordi","sequence":"first","affiliation":[{"name":"Université Laval,Departement of Electrical and Computer Engineering,Québec,QC,Canada"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Paul","family":"Fortier","sequence":"additional","affiliation":[{"name":"Université Laval,Departement of Electrical and Computer Engineering,Québec,QC,Canada"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Amine","family":"Miled","sequence":"additional","affiliation":[{"name":"Université Laval,Departement of Electrical and Computer Engineering,Québec,QC,Canada"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.compeleceng.2020.106947"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.2995330"},{"key":"ref3","article-title":"Trainable Fixed-Point Quantization for Deep Learning Acceleration on FPGAs","author":"Dai","year":"2024","journal-title":"arXiv preprint"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"},{"key":"ref5","article-title":"Phoenix: A low-precision floating-point quan-tization oriented architecture for convolutional neural networks","author":"Chen","year":"2020","journal-title":"arXiv preprint"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-60239-0_7"},{"key":"ref7","article-title":"Quantizing convolutional neural networks for low-power high-throughput inference engines","author":"Settle","year":"2018","journal-title":"arXiv preprint"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2017.243"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2644865.2541967"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.58"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS57524.2023.10405949"}],"event":{"name":"2024 International Conference on Microelectronics (ICM)","location":"Doha, Qatar","start":{"date-parts":[[2024,12,14]]},"end":{"date-parts":[[2024,12,17]]}},"container-title":["2024 International Conference on Microelectronics (ICM)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10815720\/10815705\/10815828.pdf?arnumber=10815828","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T08:21:38Z","timestamp":1735719698000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10815828\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,12,14]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/icm63406.2024.10815828","relation":{},"subject":[],"published":{"date-parts":[[2024,12,14]]}}}