{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T00:52:51Z","timestamp":1730249571130,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1109\/icme.2003.1220876","type":"proceedings-article","created":{"date-parts":[[2004,6,22]],"date-time":"2004-06-22T20:27:43Z","timestamp":1087936063000},"page":"I-149","source":"Crossref","is-referenced-by-count":2,"title":["Rapid prototyping of JPEG encoder using the ASIP development system: PEAS-III"],"prefix":"10.1109","author":[{"given":"S.","family":"Kobayashi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.","family":"Mita","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Y.","family":"Takeuchi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Imai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/TCOM.1977.1093941"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2000.878319"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2002.5745322"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.1997.600261"},{"key":"12","first-page":"33","article-title":"A generation system for hardware description of pipelined processors","author":"hamabe","year":"1997","journal-title":"Tech Report of IEICE VLD97-117"},{"key":"3","first-page":"800","article-title":"Meta core: An application specific DSP development system","author":"yang","year":"1998","journal-title":"35thDAC"},{"key":"2","first-page":"1373","article-title":"Satsuki: An integrated processor synthesis and compiler generation system","volume":"e79 d","author":"shackleford","year":"1996","journal-title":"IEICE Trans Inf & Syst"},{"key":"1","first-page":"483","article-title":"Peas-I: A hardware\/software codesign system for ASIP development","volume":"e77 a","author":"sato","year":"1994","journal-title":"IEICE Trans Fundamentals"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.1999.761170"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1999.782230"},{"key":"6","first-page":"138","article-title":"Beyond tool-specific machine descriptions","author":"fauth","year":"1995","journal-title":"Code Generation for Embedded Processors"},{"journal-title":"Xtensa","year":"0","key":"5"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1007\/BF00134682"},{"key":"9","first-page":"65","article-title":"Flexware: A flexible firmware development environment for embedded systems","author":"paulin","year":"1995","journal-title":"Code Generation for Embedded Processors"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1999.782231"}],"event":{"name":"2003 International Conference on Multimedia and Expo. ICME '03. Proceedings (Cat. No.03TH8698)","start":{"date-parts":[[2003,7,9]]},"location":"Baltimore, MD, USA","end":{"date-parts":[[2003,7,9]]}},"container-title":["2003 International Conference on Multimedia and Expo. ICME '03. Proceedings (Cat. No.03TH8698)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8655\/27433\/01220876.pdf?arnumber=1220876","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T19:24:00Z","timestamp":1489433040000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1220876\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/icme.2003.1220876","relation":{},"subject":[],"published":{"date-parts":[[2003]]}}}