{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T01:01:11Z","timestamp":1730250071438,"version":"3.28.0"},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,7]]},"DOI":"10.1109\/icme.2007.4284874","type":"proceedings-article","created":{"date-parts":[[2007,8,28]],"date-time":"2007-08-28T16:48:46Z","timestamp":1188319726000},"page":"1211-1214","source":"Crossref","is-referenced-by-count":2,"title":["A Low Latency Memory Controller for Video Coding Systems"],"prefix":"10.1109","author":[{"given":"Chih-Da","family":"Chien","sequence":"first","affiliation":[]},{"given":"Chih-Wei","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Chiun-Chau","family":"Lin","sequence":"additional","affiliation":[]},{"given":"Tien-Wei","family":"Hsieh","sequence":"additional","affiliation":[]},{"given":"Yuan-Hwa","family":"Chu","sequence":"additional","affiliation":[]},{"given":"Jiun-In","family":"Guo","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"145","article-title":"MPEG4 AVC\/H.264 Decoder with Scalable Bus Architecture and Dual Memory Controller","volume":"2","author":"kang","year":"2004","journal-title":"Proc ISCAS"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2003.1261239"},{"journal-title":"AMBA Specification Rev2 0","year":"0","key":"ref6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2005.846412"},{"journal-title":"Micron Technology Inc MT48LC8M32B2 SDRAM","year":"0","key":"ref7"},{"key":"ref2","first-page":"1621","article-title":"High performance synchronous DRAMs controller in H.264 HDTV decoder","volume":"3","author":"zhu","year":"2004","journal-title":"Proc Int Solid State and Integrated Circuit Technology Conf"},{"key":"ref1","first-page":"1160","article-title":"High Performance and Low Power Memory Interface Architecture for Video Processing Applications","volume":"ll","author":"kim","year":"2001","journal-title":"IEEE Transaction on Circuits and Systems for Video Technology"}],"event":{"name":"Multimedia and Expo, 2007 IEEE International Conference on","start":{"date-parts":[[2007,7,2]]},"location":"Beijing, China","end":{"date-parts":[[2007,7,5]]}},"container-title":["Multimedia and Expo, 2007 IEEE International Conference on"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4284552\/4284553\/04284874.pdf?arnumber=4284874","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,15]],"date-time":"2017-03-15T18:12:51Z","timestamp":1489601571000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4284874\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,7]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/icme.2007.4284874","relation":{},"subject":[],"published":{"date-parts":[[2007,7]]}}}