{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T13:19:31Z","timestamp":1742390371449},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,7]]},"DOI":"10.1109\/icme.2007.4285040","type":"proceedings-article","created":{"date-parts":[[2007,8,28]],"date-time":"2007-08-28T16:48:46Z","timestamp":1188319726000},"page":"1874-1877","source":"Crossref","is-referenced-by-count":55,"title":["Efficient Parallelization of H.264 Decoding with Macro Block Level Scheduling"],"prefix":"10.1109","author":[{"given":"Jike","family":"Chong","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nadathur","family":"Satish","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bryan","family":"Catanzaro","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kaushik","family":"Ravindran","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kurt","family":"Keutzer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"707","article-title":"Mapping of h.264 decoding on a multiprocessor architecture","author":"tol","year":"2003","journal-title":"Image and Video Communications and Processing 2003"},{"key":"ref11","article-title":"Implementation of a basic h.264\/avc decoder","author":"fiedler","year":"2004","journal-title":"Seminar paper"},{"key":"ref12","first-page":"7","article-title":"Work-load characterization of a parallel video mining application on a 16-way shared-memory multiprocessor system","author":"li","year":"2006","journal-title":"ISWC 2006"},{"key":"ref13","article-title":"Extending the world‘s most popular processor architecture","author":"ramanathan","year":"2007","journal-title":"Intel Architecture White Paper"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/71.207593"},{"journal-title":"Computer Architecture A Quantitative Approach","year":"2007","author":"hennessy","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364567"},{"key":"ref5","article-title":"Scheduling and Code Generation for Parallel Architectures","author":"yang","year":"93","journal-title":"PhD thesis"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1006\/jpdc.1996.0107"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/12.599897"},{"key":"ref2","article-title":"The landscape of parallel computing research: A view from berkeley","author":"asanovic","year":"2006","journal-title":"Tech Rep UCBIEECS-2006–183 EECS Department"},{"article-title":"Intel‘s silicon r&d pipeline","year":"2006","author":"bohr","key":"ref1"},{"key":"ref9","first-page":"67","article-title":"Implementation of the h.264\/avc decoder using the nios ii processor","author":"lee","year":"2005","journal-title":"Altera Design Contest Papers"}],"event":{"name":"Multimedia and Expo, 2007 IEEE International Conference on","start":{"date-parts":[[2007,7,2]]},"location":"Beijing, China","end":{"date-parts":[[2007,7,5]]}},"container-title":["Multimedia and Expo, 2007 IEEE International Conference on"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4284552\/4284553\/04285040.pdf?arnumber=4285040","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,15]],"date-time":"2017-03-15T18:23:11Z","timestamp":1489602191000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4285040\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,7]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/icme.2007.4285040","relation":{},"subject":[],"published":{"date-parts":[[2007,7]]}}}