{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:01:30Z","timestamp":1759147290943,"version":"3.28.0"},"reference-count":30,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,7]]},"DOI":"10.1109\/icme.2011.6011832","type":"proceedings-article","created":{"date-parts":[[2011,9,20]],"date-time":"2011-09-20T12:08:05Z","timestamp":1316520485000},"page":"1-7","source":"Crossref","is-referenced-by-count":8,"title":["A multi-level Hierarchical Quasi-Cyclic matrix for implementation of flexible partially-parallel LDPC decoders"],"prefix":"10.1109","author":[{"given":"Vikram Arkalgud","family":"Chandrasetty","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Syed Mahfuzul","family":"Aziz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2008.4641546"},{"key":"ref10","first-page":"1649","article-title":"A High Throughput H-QC LDPC Decoder","author":"yi-hsing","year":"0","journal-title":"Proc of the IEEE International Symposium on Circuits and Systems"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVT.2010.2050708"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCITECHN.2010.5723842"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/GLOCOM.2001.965567"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"715","DOI":"10.1109\/LCOMM.2004.839612","article-title":"Improved progressive-edge-growth (PEG) construction of irregular LDPC codes","volume":"8","author":"hua","year":"2004","journal-title":"IEEE Communications Letters"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2010.5495502"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2004.1399513"},{"journal-title":"IEEE","article-title":"Air interface for fixed and mobile broadband wireless access systems. Amendment 2: Physical and medium access control layers for combined fixed and mobile operation in licensed bands","year":"2005","key":"ref17"},{"journal-title":"IEEE","article-title":"Wireless LAN medium access control (MAC) and physical layer (PHY) specifications: enhancements for higher throughput","year":"2009","key":"ref18"},{"journal-title":"Digital Video Broadcasting (DVB)","year":"2009","key":"ref19"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/CMC.2009.284"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.4304\/jnw.6.1.36-45"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2006.354944"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCRD.2010.186"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICC.2004.1312997"},{"key":"ref29","first-page":"267","article-title":"Scalable and Low Power LDPC Decoder Design Using High Level Algorithmic Synthesis","author":"yang sun","year":"0","journal-title":"Proc of the IEEE International System-on-Chip (SoC) Conference"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ITCC.2004.1286526"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/GLOCOM.2000.891254"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2007.4487366"},{"key":"ref2","article-title":"LDPC (Low Density Parity Check) - A Better Coding Scheme for Wireless PHY Layers","author":"nicolas fau","year":"0","journal-title":"EE Times Network 2008"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1049\/el:19970362"},{"key":"ref9","first-page":"1","article-title":"Construction of good quasi-cyclic LDPC codes","author":"xiao","year":"0","journal-title":"2006 IET International Conference on Wireless Mobile and Multimedia Networks"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1121011"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2008.13"},{"key":"ref21","doi-asserted-by":"crossref","first-page":"892","DOI":"10.1109\/TCSI.2005.862074","article-title":"Code construction and FPGA implementation of a low-error-floor multi-rate low-density Parity-check code decoder","volume":"53","author":"lei","year":"2006","journal-title":"IEEE Transactions on Circuits and Systems I Regular Papers"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/GLOCOMW.2010.5700356"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICCIT.2009.5407173"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2019395"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.922024"}],"event":{"name":"2011 IEEE International Conference on Multimedia and Expo (ICME)","start":{"date-parts":[[2011,7,11]]},"location":"Barcelona, Spain","end":{"date-parts":[[2011,7,15]]}},"container-title":["2011 IEEE International Conference on Multimedia and Expo"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5997811\/6011826\/06011832.pdf?arnumber=6011832","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T02:39:39Z","timestamp":1497926379000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6011832\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,7]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/icme.2011.6011832","relation":{},"subject":[],"published":{"date-parts":[[2011,7]]}}}