{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T21:19:34Z","timestamp":1725571174990},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,7]]},"DOI":"10.1109\/icme.2011.6012108","type":"proceedings-article","created":{"date-parts":[[2011,9,20]],"date-time":"2011-09-20T12:08:05Z","timestamp":1316520485000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["AVS video decoder on multicore systems: Optimizations and tradeoffs"],"prefix":"10.1109","author":[{"given":"Konstantinos","family":"Krommydas","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christos D.","family":"Antonopoulos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nikolaos","family":"Bellas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Wu-chun Feng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/ICNNSP.2008.4590433"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/12.286299"},{"year":"0","key":"ref12"},{"year":"0","journal-title":"Raw benchmark videos","key":"ref13"},{"key":"ref4","article-title":"Performance Evaluation of Macroblock-level Parallelization of H.264 Decoding on a CC-NUMA Multiprocessor Architecture","author":"alvarez","year":"0","journal-title":"4CCC 4th Colombian Computing"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/WOCC.2005.1553738"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1016\/j.jvcir.2005.05.004"},{"key":"ref5","article-title":"Mapping of H.264 Decoding on a Multiprocessor Architecture","author":"van der tol","year":"0","journal-title":"Proc Conf on Image and Video Communications and Processing"},{"key":"ref8","first-page":"2910","article-title":"A Hardware-Efficient Dual-Standard VLSI Architecture for MC Interpolation in AVS and H.264","author":"dajiang","year":"0","journal-title":"Circuits and Systems 2007 ISCAS 2007 IEEE International Symposium on"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/ICPADS.2009.124"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/ICME.2010.5582558"},{"year":"0","key":"ref1"},{"key":"ref9","first-page":"244","article-title":"An implemented VLSI architecture of inverse quantizer for AVS HDTV video decoder","author":"bin","year":"0","journal-title":"ASIC 2005 ASICON 2005 6th International Conference On"}],"event":{"name":"2011 IEEE International Conference on Multimedia and Expo (ICME)","start":{"date-parts":[[2011,7,11]]},"location":"Barcelona, Spain","end":{"date-parts":[[2011,7,15]]}},"container-title":["2011 IEEE International Conference on Multimedia and Expo"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5997811\/6011826\/06012108.pdf?arnumber=6012108","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T08:30:12Z","timestamp":1490085012000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6012108\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,7]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/icme.2011.6012108","relation":{},"subject":[],"published":{"date-parts":[[2011,7]]}}}