{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T01:10:50Z","timestamp":1730250650365,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,7]]},"DOI":"10.1109\/icmlc.2010.5580914","type":"proceedings-article","created":{"date-parts":[[2010,9,22]],"date-time":"2010-09-22T15:57:54Z","timestamp":1285171074000},"page":"2653-2657","source":"Crossref","is-referenced-by-count":0,"title":["Random pattern testing for MCM interconnect using computer generated hologram technology"],"prefix":"10.1109","author":[{"given":"Chi-Yuan","family":"Chang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/12.24267"},{"key":"ref3","article-title":"A Placement Algorithm and Fault Tolerance Architecture for MCM Interconnect Using Computer Generated Hologram Technology","author":"chang","year":"2008","journal-title":"2008 Workshop on Consumer Electronics"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1201\/9781420007947.sec5"},{"key":"ref6","first-page":"157","article-title":"Random Testing for Stuck-at Storage Cells in an Embedded Logic","author":"mcanney","year":"1984","journal-title":"Proc Int Test Conf"},{"journal-title":"Finite Markov Chains","year":"1960","author":"kemeny","key":"ref5"},{"key":"ref8","article-title":"A Structured Testability Approach for Multi-Chip Modules Base on BIST and Boundary-Scan","volume":"17","author":"zorian","year":"1994","journal-title":"IEEE Trans on Components Packaging and Manufacturing Technology"},{"article-title":"The Test Access Port and Boundary Scan Architecture","year":"1990","author":"maunder","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1364\/AO.27.001742"},{"key":"ref9","first-page":"2064","article-title":"Combining Internal Scan Chains and Boundary Scan Register: A Case Study","author":"stamenkovi","year":"2008","journal-title":"Proc Int Test Conf"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CLEOE.2005.1568284"}],"event":{"name":"2010 International Conference on Machine Learning and Cybernetics (ICMLC)","start":{"date-parts":[[2010,7,11]]},"location":"Qingdao, China","end":{"date-parts":[[2010,7,14]]}},"container-title":["2010 International Conference on Machine Learning and Cybernetics"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5570011\/5580473\/05580914.pdf?arnumber=5580914","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T17:56:56Z","timestamp":1489859816000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5580914\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,7]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/icmlc.2010.5580914","relation":{},"subject":[],"published":{"date-parts":[[2010,7]]}}}