{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,26]],"date-time":"2026-03-26T16:05:57Z","timestamp":1774541157923,"version":"3.50.1"},"reference-count":26,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,10,28]],"date-time":"2024-10-28T00:00:00Z","timestamp":1730073600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,10,28]],"date-time":"2024-10-28T00:00:00Z","timestamp":1730073600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,10,28]]},"DOI":"10.1109\/icnp61940.2024.10858561","type":"proceedings-article","created":{"date-parts":[[2025,2,4]],"date-time":"2025-02-04T18:29:45Z","timestamp":1738693785000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["ELEVATE: Optimal Scheduling of Time-Sensitive Tasks on the Heterogeneous Reconfigurable Edge"],"prefix":"10.1109","author":[{"given":"Ingo","family":"Hoyer","sequence":"first","affiliation":[{"name":"Fraunhofer IMS,Duisburg,Germany"}]},{"given":"Tarek","family":"Zaarour","sequence":"additional","affiliation":[{"name":"Dell Research, Dell Technologies,Ireland"}]},{"given":"Ahmed","family":"Khalid","sequence":"additional","affiliation":[{"name":"Dell Research, Dell Technologies,Ireland"}]},{"given":"Alexander","family":"Utz","sequence":"additional","affiliation":[{"name":"Fraunhofer IMS,Duisburg,Germany"}]},{"given":"Karsten","family":"Seidl","sequence":"additional","affiliation":[{"name":"Fraunhofer IMS,Duisburg,Germany"}]},{"given":"Ken","family":"Brown","sequence":"additional","affiliation":[{"name":"School of Computer Science & Information Technology, University College Cork (UCC),Ireland"}]},{"given":"Ahmed H.","family":"Zahran","sequence":"additional","affiliation":[{"name":"School of Computer Science & Information Technology, University College Cork (UCC),Ireland"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.ijpe.2019.01.004"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/j.dcan.2022.03.003"},{"key":"ref3","article-title":"A competitive edge: Can fpgas beat gpus at DCNN inference acceleration in resource-limited edge computing applications?","volume":"abs\/2102.00294","author":"Colbert","year":"2021","journal-title":"CoRR"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TMC.2020.3041781"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3337801.3337819"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1016\/j.jnca.2020.102781"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TMC.2023.3335198"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1016\/j.future.2019.11.040"},{"key":"ref9","volume-title":"tinyhls","year":"2024"},{"key":"ref10","article-title":"hls4ml: An open-source codesign workflow to empower scientific low-power machine learning devices","author":"Fahim","journal-title":"arXiv preprint"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/SENSORS56945.2023.10324987"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ASYU48272.2019.8946417"},{"key":"ref13","volume-title":"Qkeras","year":"2021"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/SENSORS47087.2021.9639502"},{"key":"ref15","volume-title":"tinyhls: Novel python package for hardware accelerator generation targeting time series analysis","author":"Hoyer"},{"key":"ref16","volume-title":"Vck190 evaluation user guide (ug1366)","year":"2024"},{"key":"ref17","first-page":"1","article-title":"A new edge micro data center and its passive thermosyphon cooling system at tue: Cooling system thermal performance tests","volume-title":"2024 40th Semiconductor Thermal Measurement, Modeling and Management Symposium (SEMI-THERM)","author":"Minazzo"},{"key":"ref18","volume-title":"Airisc family","year":"2021"},{"key":"ref19","volume-title":"Airisc - the risc-v processor for embedded ai","year":"2021"},{"key":"ref20","volume-title":"Amba 3 ahb-lite protocol","year":"2006"},{"key":"ref21","volume-title":"Vivado design suite user guide","year":"2021"},{"key":"ref22","volume-title":"Bitstream specialisation for dynamic reconfiguration of real-time applications","author":"Le Roux","year":"2015"},{"key":"ref23","volume-title":"Intel core i9\u201310940x","year":"2024"},{"key":"ref24","volume-title":"Rtx a6000 data sheet","year":"2021"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.3138\/infor.45.3.123"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSS.2021.3059318"}],"event":{"name":"2024 IEEE 32nd International Conference on Network Protocols (ICNP)","location":"Charleroi, Belgium","start":{"date-parts":[[2024,10,28]]},"end":{"date-parts":[[2024,10,31]]}},"container-title":["2024 IEEE 32nd International Conference on Network Protocols (ICNP)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10858485\/10858498\/10858561.pdf?arnumber=10858561","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,5]],"date-time":"2025-02-05T18:44:46Z","timestamp":1738781086000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10858561\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,10,28]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/icnp61940.2024.10858561","relation":{},"subject":[],"published":{"date-parts":[[2024,10,28]]}}}