{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,11]],"date-time":"2024-08-11T16:32:46Z","timestamp":1723393966389},"reference-count":9,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,1,13]],"date-time":"2021-01-13T00:00:00Z","timestamp":1610496000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,1,13]],"date-time":"2021-01-13T00:00:00Z","timestamp":1610496000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,1,13]],"date-time":"2021-01-13T00:00:00Z","timestamp":1610496000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,1,13]]},"DOI":"10.1109\/icoin50884.2021.9333883","type":"proceedings-article","created":{"date-parts":[[2021,2,3]],"date-time":"2021-02-03T15:42:57Z","timestamp":1612366977000},"source":"Crossref","is-referenced-by-count":5,"title":["Real-time Detection of Cache Side-channel Attack Using Non-cache Hardware Events"],"prefix":"10.1109","author":[{"given":"Hodong","family":"Kim","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Changhee","family":"Hahn","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Junbeom","family":"Hur","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"51","article-title":"Prime+abort: A timer-free high-precision l3 cache attack using intel tsx","author":"disselkoen","year":"2017","journal-title":"26th USENIX Security Symposium (USENIX Security 17)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-40667-1_14"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.14722\/ndss.2019.23221"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-11379-1_15"},{"key":"ref8","year":"2017","journal-title":"Intel 64 and IA-32 Architectures Performance Monitoring Events"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2660267.2660356"},{"key":"ref2","first-page":"719","article-title":"Flush+reload: a high resolution, low noise, l3 cache side-channel attack","author":"yarom","year":"2014","journal-title":"23rd USENIX Security Symposium (USENIX Security 14)"},{"key":"ref9","year":"2016","journal-title":"Intel 64 and IA-32 Architectures Software Developer's Manual Volume 3B System Programming Guide Part 2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2015.43"}],"event":{"name":"2021 International Conference on Information Networking (ICOIN)","location":"Jeju Island, Korea (South)","start":{"date-parts":[[2021,1,13]]},"end":{"date-parts":[[2021,1,16]]}},"container-title":["2021 International Conference on Information Networking (ICOIN)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9333828\/9333848\/09333883.pdf?arnumber=9333883","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T15:40:10Z","timestamp":1652197210000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9333883\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,1,13]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/icoin50884.2021.9333883","relation":{},"subject":[],"published":{"date-parts":[[2021,1,13]]}}}