{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T18:50:18Z","timestamp":1725389418263},"reference-count":15,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/icpads.2002.1183419","type":"proceedings-article","created":{"date-parts":[[2003,6,26]],"date-time":"2003-06-26T11:35:00Z","timestamp":1056627300000},"page":"321-326","source":"Crossref","is-referenced-by-count":1,"title":["Evaluation of a programmable cluster-based IP router"],"prefix":"10.1109","author":[{"given":"P.","family":"Pradhan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Tzi-Cker Chiueh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","DOI":"10.1145\/285243.285285","article-title":"Router Plugins: A Software Architecture for Next Generation Routers","author":"decasper","year":"1998","journal-title":"Proc ACM Sigcomm"},{"article-title":"Fast PC Routers","year":"0","author":"wroklawski","key":"ref11"},{"year":"0","key":"ref12","article-title":"The ATOMIC-2 Project"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/HOTOS.1999.798375"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/HOTOS.1999.798381"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/319151.319166"},{"key":"ref4","article-title":"Cache Memory Design for Network Processors","author":"pradhan","year":"2000","journal-title":"Proc IEEE HPCA"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/32.67579"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/319151.319161"},{"journal-title":"Technical Report (Author names hidden)","article-title":"Discretization in Fluid Fairness: Formulation and Implications","year":"0","key":"ref5"},{"key":"ref8","article-title":"Improved Address Space Switching on Pentium Processors by Transparently Multiplexing User Address Spaces","author":"liedtke","year":"0","journal-title":"GMD Technical Report"},{"year":"0","key":"ref7","article-title":"Intel Architecture Software Developer's Manual"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/238721.238771"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/90.664265"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/INFCOM.1999.752162"}],"event":{"name":"Ninth International Conference on Parallel and Distributed Systems","acronym":"ICPADS-02","location":"Taiwan, China"},"container-title":["Ninth International Conference on Parallel and Distributed Systems, 2002. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8425\/26545\/01183419.pdf?arnumber=1183419","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T18:46:32Z","timestamp":1497552392000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1183419\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/icpads.2002.1183419","relation":{},"subject":[]}}