{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T06:11:11Z","timestamp":1729663871594,"version":"3.28.0"},"reference-count":29,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,12]]},"DOI":"10.1109\/icpads.2007.4447764","type":"proceedings-article","created":{"date-parts":[[2008,2,15]],"date-time":"2008-02-15T17:32:18Z","timestamp":1203096738000},"page":"1-8","source":"Crossref","is-referenced-by-count":0,"title":["Comparative evaluation of multi-core cache occupancy strategies"],"prefix":"10.1109","author":[{"family":"Feiqi Su","sequence":"first","affiliation":[]},{"family":"Xudong Shi","sequence":"additional","affiliation":[]},{"family":"Gang Liu","sequence":"additional","affiliation":[]},{"family":"Ye Xia","sequence":"additional","affiliation":[]},{"family":"Jih-Kwon Peir","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1088149.1088154"},{"year":"2006","key":"ref11","article-title":"The next leap in microprocessor architecture. Technology@Intel Magazin"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"211","DOI":"10.1145\/635508.605420","article-title":"An adaptive, nonuniform cache structure for wire-delay dominated on-chip caches","volume":"36","author":"kim","year":"2002","journal-title":"SIGOPS Oper Syst Rev"},{"key":"ref13","first-page":"111","article-title":"Fair cache sharing and partitioning in a chip multiprocessor architecture","author":"kim","year":"2004","journal-title":"Proceedings of the 13th International Conference on Parallel Architectures and Compilation Techniques"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/107971.107995"},{"key":"ref15","first-page":"176","article-title":"Organizing the last line of defense before hitting the memory wall for CMPs","author":"liu","year":"2004","journal-title":"HPCA-10"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250670"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1147\/sj.92.0078"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/248208.237140"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.1993.74"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.27"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1023\/B:SUPE.0000014800.27383.8f"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2006.1620793"},{"key":"ref6","article-title":"Dynamic cache partitioning via columnization","author":"chiou","year":"2000","journal-title":"Proceedings of Design Automation Conference"},{"key":"ref29","doi-asserted-by":"crossref","first-page":"930","DOI":"10.1109\/71.466631","article-title":"Stack evaluation of arbitrary set-associative multiprocessor caches","volume":"6","author":"wu","year":"1995","journal-title":"IEEE Trans Parallel Distrib Syst"},{"key":"ref5","first-page":"264","article-title":"Cooperative caching for chip multiprocessors","author":"chang","year":"2006","journal-title":"ISCA-33"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346180"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.39"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2004.1291352"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1152154.1152161"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.21"},{"key":"ref20","article-title":"STATSHARE: A statical model for managing cache sharing via decay","author":"petoumenos","year":"2006","journal-title":"Workshop on Modeling Benchmarking and Simulation"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1152154.1152160"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.49"},{"article-title":"A dynamically reconfigurable cache for mutithreaded processors","year":"2005","author":"settle","key":"ref24"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339685"},{"key":"ref26","article-title":"Dynamic cache partitioning for simultaneous multithreading systems","author":"suh","year":"2001","journal-title":"Thirteenth IASTED International Conference on Parallel and Distributed Computing System"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2007.363743"}],"event":{"name":"2007 International Conference on Parallel and Distributed Systems","start":{"date-parts":[[2007,12,5]]},"location":"Hsinchu","end":{"date-parts":[[2007,12,7]]}},"container-title":["2007 International Conference on Parallel and Distributed Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4447704\/4447779\/04447764.pdf?arnumber=4447764","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T04:34:53Z","timestamp":1497760493000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4447764\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,12]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/icpads.2007.4447764","relation":{},"subject":[],"published":{"date-parts":[[2007,12]]}}}