{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T19:12:28Z","timestamp":1771701148704,"version":"3.50.1"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007]]},"DOI":"10.1109\/icpads.2007.4447826","type":"proceedings-article","created":{"date-parts":[[2008,7,22]],"date-time":"2008-07-22T14:50:12Z","timestamp":1216738212000},"page":"1-8","source":"Crossref","is-referenced-by-count":3,"title":["Analytical modelling of communication in the rectangular mesh NoC"],"prefix":"10.1109","author":[{"given":"M","family":"Moadeli","sequence":"first","affiliation":[]},{"given":"A","family":"Shahrabi","sequence":"additional","affiliation":[]},{"given":"W","family":"Vanderbauwhede","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"683","article-title":"A generic architecture for on-chip packet-switched interconnections","author":"guerriert","year":"2001","journal-title":"Proceedings of Design Automation Conference (DAC)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.134"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2003.1206235"},{"key":"ref13","article-title":"Modelling and Comparison of Wormhole Routed Mesh and Torus","author":"greenberg","year":"1997","journal-title":"Ninth lASTED intel"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2002.1016885"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/S0167-8191(99)00062-9"},{"key":"ref16","first-page":"683","article-title":"Route packets, not wires: On chip interconnection networks","author":"dally","year":"2001","journal-title":"Proceedings of Design Automation Conference (DAC)"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/BF01660031"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"37","DOI":"10.1109\/PACT.2000.888329","article-title":"ASOC: A Scalable, Single-Chip Communications Architecture","author":"liang","year":"2000","journal-title":"Proc Int Conf Parallel Architectures and Compilation Techniques"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1006\/jpdc.1994.1132"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.243841"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"33","DOI":"10.1145\/500001.500009","article-title":"Powering Networks on Chips Energy-efficient and reliable interconnect design for SoCs","author":"benini","year":"2001","journal-title":"International Symposium on Systems Synthesis"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSOC.2004.1411133"},{"key":"ref7","article-title":"Queueing Systems Volume I: Theory","author":"kleinrock","year":"1975"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2004.03.003"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1016\/S0141-9331(98)00114-8"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.1044298"}],"event":{"name":"2007 International Conference on Parallel and Distributed Systems","location":"Hsinchu, Taiwan","start":{"date-parts":[[2007,12,5]]},"end":{"date-parts":[[2007,12,7]]}},"container-title":["2007 International Conference on Parallel and Distributed Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4447704\/4447779\/04447826.pdf?arnumber=4447826","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T06:14:31Z","timestamp":1497766471000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4447826\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/icpads.2007.4447826","relation":{},"subject":[],"published":{"date-parts":[[2007]]}}}