{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T02:17:12Z","timestamp":1730254632337,"version":"3.28.0"},"reference-count":9,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/icpp.2002.1040919","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T23:36:53Z","timestamp":1056584213000},"page":"613-620","source":"Crossref","is-referenced-by-count":4,"title":["Optimal code size reduction for software-pipelined loops on DSP applications"],"prefix":"10.1109","author":[{"family":"Qingfeng Zhuge","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Zili Shao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"E.H.-M.","family":"Sha","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/53990.54022"},{"volume":"1","journal-title":"Intel Itanium Architecture Software Developer's Manual","year":"2001","key":"ref3"},{"journal-title":"StarCore SC140 DSP Core Reference Manual","year":"2001","key":"ref6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/BF01759032"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1992.697012"},{"journal-title":"TM-1300 Media Processor Data Book","year":"2000","key":"ref7"},{"key":"ref2","first-page":"29","article-title":"Controlling code size of software-pipelined loops on the TMS320C6000 VLIW DSP architecture","author":"granston","year":"2001","journal-title":"Proceedings of the 3rd Workshop on Media and Streaming Processorsin conjunction with 34th Annual International Symposium on Microarchitecture"},{"journal-title":"TMS320C6000 CPU and Instruction Set Reference Guide","year":"2000","key":"ref9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/43.594829"}],"event":{"name":"International Conference on Parallel Processing","acronym":"ICPP-02","location":"Vancouver, BC, Canada"},"container-title":["Proceedings International Conference on Parallel Processing"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8068\/22315\/01040919.pdf?arnumber=1040919","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T22:14:23Z","timestamp":1489443263000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1040919\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/icpp.2002.1040919","relation":{},"subject":[]}}