{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T12:24:42Z","timestamp":1742387082650},"reference-count":26,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1109\/icpp.2003.1240600","type":"proceedings-article","created":{"date-parts":[[2004,6,22]],"date-time":"2004-06-22T20:27:43Z","timestamp":1087936063000},"page":"359-368","source":"Crossref","is-referenced-by-count":28,"title":["Performance and power impact of issue-width in chip-multiprocessor cores"],"prefix":"10.1109","author":[{"given":"M.","family":"Ekman","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Stenstrom","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/40.848474"},{"key":"ref11","article-title":"Exploring the Design Space of Future CMPs","author":"huh","year":"2001","journal-title":"Proc of International Conference on Parallel Architectures and Compilation Techniques"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937453"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1998.694761"},{"key":"ref14","first-page":"119","article-title":"SimICS\/sun4m: A Virtual Workstation","author":"magnusson","year":"1998","journal-title":"Proc USENIX Annual Technical Conference"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/511348.511349"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/2.917539"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/237090.237140"},{"key":"ref18","first-page":"21","article-title":"Improving the Performance of Speculatively Parallel Applications on the HYDRA CM P","author":"olukotun","year":"1999","journal-title":"Proc of the 1999 Int Conf on Supercomputing"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1997.604689"},{"key":"ref4","article-title":"TLB and Snoop Energy-Reduction using Virtual Caches in Low-Power Chip Multiprocessors","author":"ekman","year":"2002","journal-title":"Proceedings of International Symposium on Low Power Electronics and Design"},{"key":"ref3","first-page":"83","article-title":"Wattch: a framework for architectural-level power analysis and optimizations","author":"brooks","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref6","article-title":"SimWattch: An Approach to Integrate Complete-System with User-Level Perfor-mance\/Power Simulators","author":"chen","year":"2003","journal-title":"Proc of IEEE ISPASS-2003"},{"key":"ref5","article-title":"The SimpleScalar Tool Set Ver. 2.0","author":"burger","year":"1997","journal-title":"Technical Report #1342"},{"key":"ref8","doi-asserted-by":"crossref","DOI":"10.1145\/545214.545232","article-title":"Drowsy Caches: Simple Techniques for Reducing Leakag, Power","author":"flautner","year":"2002","journal-title":"International Symposium on Computer Architecture"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/4.535411"},{"key":"ref2","first-page":"282","article-title":"Piranha: a scalable architecture based on single-chip multiprocessing","author":"barroso","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937452"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937451"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/291069.291067"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1147\/rd.461.0005"},{"key":"ref21","first-page":"2","article-title":"The Potential for Using Thread-Level Data Speculation to Facilitate Automatic Parallelization","author":"steffan","year":"2002","journal-title":"Proc 8th Int l Symp High-Performance Computer Architecture"},{"key":"ref24","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1109\/ISCA.1995.524546","article-title":"The SPLASH-2 programs: characterization and methodological considerations","author":"woo","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"ref23","first-page":"12","article-title":"The MAJC Architecture: A Synthesis of Parallelism and Scalability","author":"tremblay","year":"2000","journal-title":"IEEE Micro"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/12.910816"},{"key":"ref25","doi-asserted-by":"crossref","first-page":"84","DOI":"10.1109\/LPE.2000.155258","article-title":"optimization of high-performance superscalar architectures for energy efficiency","author":"zyuban","year":"2000","journal-title":"ISLPED 00 the 2000 International Symposium on Low Power Electronics and Design (Cat No 00TH8514) LPE-00"}],"event":{"name":"2003 International Conference on Parallel Processing, 2003. Proceedings.","start":{"date-parts":[[2003,10,9]]},"location":"Kaohsiung, Taiwan","end":{"date-parts":[[2003,10,9]]}},"container-title":["2003 International Conference on Parallel Processing, 2003. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8782\/27813\/01240600.pdf?arnumber=1240600","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,13]],"date-time":"2024-01-13T18:15:12Z","timestamp":1705169712000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1240600\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/icpp.2003.1240600","relation":{},"subject":[],"published":{"date-parts":[[2003]]}}}