{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,29]],"date-time":"2025-04-29T19:24:20Z","timestamp":1745954660799},"reference-count":31,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1109\/icpp.2004.1327935","type":"proceedings-article","created":{"date-parts":[[2008,7,18]],"date-time":"2008-07-18T15:07:46Z","timestamp":1216393666000},"page":"292-300 vol.1","source":"Crossref","is-referenced-by-count":7,"title":["Architectural characterization of an XML-centric commercial server workload"],"prefix":"10.1109","author":[{"family":"Padma Apparao","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Ravi Iyer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Morin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Naren Nayak","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Mahesh Bhat","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Halliwell","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"W.","family":"Steinberg","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"year":"0","key":"19"},{"year":"0","key":"17"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/WWC.2002.1226492"},{"key":"15","article-title":"A performance study of modem Web applications","author":"radhakrishnan","year":"1999","journal-title":"EuroPar'99"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1145\/502034.502050"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2003.1183540"},{"key":"14","article-title":"Comparison of memory system behavior in Java and non-Java commercial workloads","author":"marden","year":"2002","journal-title":"Proc of Computer Architecture Evaluation Using Commercial Workloads (CAECW-02)"},{"key":"11","article-title":"On modeling and analyzing cache hierarchies using CASPER","author":"iyer","year":"2003","journal-title":"11th IEEE\/ACM MASCOTS"},{"key":"12","article-title":"XML usage patterns","author":"johnson","year":"2001","journal-title":"XML Europe 2001"},{"journal-title":"Intel VTune Visual Tuning Environment","year":"0","key":"21"},{"journal-title":"XML (Extensible Markup Language) Ver 1 0 (2nd Edition)","year":"0","key":"20"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1178043"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1196115"},{"year":"0","key":"24"},{"journal-title":"Document Object Model (DOM) Level 1 Spec Ver 1 0","year":"1998","key":"25"},{"journal-title":"XML Path Language (XPath) Ver 1 0","year":"1999","key":"26"},{"journal-title":"XSL Transformations (XSLT) Ver 1 0","year":"1999","key":"27"},{"journal-title":"Java*-based XML Processing Performs on Intel\ufffd Architecture","year":"2003","author":"halliwell","key":"28"},{"journal-title":"IA-32 Intel Architecture Optimization Reference Manual","year":"0","key":"29"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1998.694758"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/WWC.2002.1226489"},{"key":"10","article-title":"CASPER: Cache architecture, simulation and performance exploration using re-streams","author":"iyer","year":"2001","journal-title":"Intel's Design and Test Technology Conference (DTTC)"},{"key":"1","article-title":"Estimating the selectivity of XML path expressions for internet scale applications","author":"aboulnaga","year":"0","journal-title":"VLDB 2001"},{"year":"0","key":"30"},{"journal-title":"The Design and Performance Evaluation of XML Storage Strategies","year":"0","author":"fian","key":"7"},{"key":"6","article-title":"Enterprise Java performance: Best practices","author":"chow","year":"2003","journal-title":"Intel Technology Journal"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903266"},{"year":"0","key":"31"},{"key":"4","article-title":"Characterizing a JAVA implementation of TPC-W","author":"bezenek","year":"2000","journal-title":"Workshop on Computer Architecture Evaluation using Commercial Workloads (CAECW)"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2001.925013"},{"year":"0","key":"8"}],"event":{"name":"International Conference on Parallel Processing, 2004. ICPP 2004.","start":{"date-parts":[[2004,8,18]]},"location":"Montreal, Que., Canada","end":{"date-parts":[[2004,8,18]]}},"container-title":["International Conference on Parallel Processing, 2004. ICPP 2004."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9250\/29349\/01327935.pdf?arnumber=1327935","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,15]],"date-time":"2017-03-15T04:21:00Z","timestamp":1489551660000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1327935\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"references-count":31,"URL":"https:\/\/doi.org\/10.1109\/icpp.2004.1327935","relation":{},"subject":[],"published":{"date-parts":[[2004]]}}}