{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T13:31:32Z","timestamp":1743082292319},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/icppw.2004.1328063","type":"proceedings-article","created":{"date-parts":[[2005,4,5]],"date-time":"2005-04-05T18:48:50Z","timestamp":1112726930000},"page":"514-519","source":"Crossref","is-referenced-by-count":1,"title":["Nicarus: A distributed verilog compiler"],"prefix":"10.1109","author":[{"family":"Jun Wang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C.","family":"Tropper","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Modeling Synthesis and Rapid Prototyping with the Verilog HDL","year":"1999","author":"ciletti","key":"3"},{"key":"2","first-page":"695","article-title":"A neutral netlist of 10 combinational benchmark circuits and a target translator in fortran","author":"brglez","year":"1985","journal-title":"Proceedings of the IEEE International Symposium on Circuits and Systems"},{"journal-title":"Introduction to Parallel Programming","year":"1989","author":"brawer","key":"1"},{"journal-title":"The Verilog Hardware Description Language 5th Edition","year":"2002","author":"thomas","key":"7"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/PADS.2003.1207433"},{"journal-title":"IEEE Std 1364-2001 IEEE Standard Verilog Hardware Description Language","year":"2001","key":"5"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/54.785838"},{"journal-title":"Icarus verilog","year":"0","author":"williams","key":"8"}],"event":{"name":"Workshops on Mobile and Wireless Networking\/High Performance Scientific, Engineering Computing\/Network Design and Architecture\/Optical Networks Control and Management\/Ad Hoc and Sensor Networks\/Compile and Run Time Techniques for Parallel Computing ICPP 2004","location":"Montreal, QC, Canada"},"container-title":["Workshops on Mobile and Wireless Networking\/High Performance Scientific, Engineering Computing\/Network Design and Architecture\/Optical Networks Control and Management\/Ad Hoc and Sensor Networks\/Compile and Run Time Techniques for Parallel Computing ICPP 2004"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9249\/29348\/01328063.pdf?arnumber=1328063","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T01:33:27Z","timestamp":1489455207000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1328063\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/icppw.2004.1328063","relation":{},"subject":[]}}