{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T16:13:10Z","timestamp":1742400790674,"version":"3.28.0"},"reference-count":30,"publisher":"IEEE","license":[{"start":{"date-parts":[[2004,1,1]],"date-time":"2004-01-01T00:00:00Z","timestamp":1072915200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2004,1,1]],"date-time":"2004-01-01T00:00:00Z","timestamp":1072915200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1109\/icpr.2004.1334455","type":"proceedings-article","created":{"date-parts":[[2004,11,8]],"date-time":"2004-11-08T16:27:50Z","timestamp":1099931270000},"page":"2-7 Vol.3","source":"Crossref","is-referenced-by-count":4,"title":["From massively parallel image processors to fault-tolerant nanocomputers"],"prefix":"10.1109","author":[{"given":"J.","family":"Han","sequence":"first","affiliation":[{"name":"Fac. of Appl. Sci., Delft Univ. of Technol., Netherlands"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Jonker","sequence":"additional","affiliation":[{"name":"Fac. of Appl. Sci., Delft Univ. of Technol., Netherlands"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","first-page":"582","article-title":"Fault rates in nanochip devices","volume":"98","author":"spagocci","year":"1999","journal-title":"Electrochemical Society Proc"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937446"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2003.808508"},{"key":"15","doi-asserted-by":"crossref","DOI":"10.1201\/9781439863961","author":"siewiorek","year":"1998","journal-title":"Reliable Computer Systems Design and Evaluation"},{"key":"16","doi-asserted-by":"crossref","first-page":"1716","DOI":"10.1126\/science.280.5370.1716","article-title":"A defect-tolerant computer architecture; opportunities for nanotechnology","volume":"280","author":"heath","year":"1998","journal-title":"Science"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2003.818327"},{"key":"14","doi-asserted-by":"crossref","first-page":"43","DOI":"10.1515\/9781400882618-003","article-title":"Probabilistic logics and the synthesis of reliable organisms from unreliable components","author":"von neumann","year":"1956","journal-title":"Automata Studies"},{"key":"11","doi-asserted-by":"crossref","first-page":"391","DOI":"10.1126\/science.285.5426.391","article-title":"Electronically configurable molecular-based logic gates","volume":"285","author":"collier","year":"1999","journal-title":"Science"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/92.661242"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2002.807393"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/13\/3\/323"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/15\/1\/037"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/14\/2\/324"},{"journal-title":"Failure-Tolerant Computer Design","year":"1965","author":"pierce","key":"24"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/4\/1\/004"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2003.808507"},{"key":"27","first-page":"636","article-title":"Novel computing architecture on arrays of Josephson persistent current bits","author":"han","year":"2002","journal-title":"Proc Int Conf MSM"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/ICPR.1994.577193"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1109\/92.335020"},{"key":"3","first-page":"65","article-title":"CLIP4","author":"duff","year":"1982","journal-title":"Special Computer Architectures for Pattern Processing"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-2804-3"},{"key":"10","doi-asserted-by":"crossref","first-page":"1313","DOI":"10.1126\/science.1066192","article-title":"Logic gates and computation from assembled nanowire building blocks","volume":"294","author":"huang","year":"2001","journal-title":"Science"},{"journal-title":"Processors Arrays Architecture and Applications","year":"1987","author":"fountain","key":"1"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1109\/12.8727"},{"journal-title":"The International Technology Roadmap for Semiconductors 2003 Ed","year":"0","key":"7"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2001.922023"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ICIP.2001.958109"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1980.1675684"},{"key":"9","doi-asserted-by":"crossref","first-page":"1317","DOI":"10.1126\/science.1065824","article-title":"Logic circuits with carbon nanotube transistors","volume":"294","author":"bachtold","year":"2001","journal-title":"Science"},{"journal-title":"Technology Roadmap for Nanoelectronics 2nd Ed","year":"2000","author":"compan?o?","key":"8"}],"event":{"name":"Proceedings of the 17th International Conference on Pattern Recognition","start":{"date-parts":[[2004,8,26]]},"location":"Cambridge, UK","end":{"date-parts":[[2004,8,26]]}},"container-title":["Proceedings of the 17th International Conference on Pattern Recognition, 2004. ICPR 2004."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9258\/29387\/01334455.pdf?arnumber=1334455","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,9]],"date-time":"2024-02-09T18:27:22Z","timestamp":1707503242000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/1334455\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/icpr.2004.1334455","relation":{},"subject":[],"published":{"date-parts":[[2004]]}}}