{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T02:21:58Z","timestamp":1729650118383,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,11]]},"DOI":"10.1109\/icrc.2017.8123686","type":"proceedings-article","created":{"date-parts":[[2017,11,30]],"date-time":"2017-11-30T16:57:56Z","timestamp":1512061076000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["Routing Congestion Aware Cell Library Development for Monolithic 3D ICs"],"prefix":"10.1109","author":[{"given":"Chen","family":"Yan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Emre","family":"Salman","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488863"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2016.94"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"2","DOI":"10.1016\/j.sse.2015.05.005","article-title":"FDSOI Bottom MOSFETs Stability versus Top Transistor Thermal Budget Featuring 3D Monolithic Integration","volume":"113","author":"claire","year":"2015","journal-title":"Solid-State Electronics"},{"journal-title":"Nangate cell library","year":"0","key":"ref13"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2627369.2627642"},{"key":"ref3","first-page":"166","article-title":"GeOI and SOI 3D Monolithic Cell Integrations for High Density Applications","author":"batude","year":"2009","journal-title":"Proc IEEE VLSI Tech Symp"},{"journal-title":"Mono3D Open Source Cell Library for Transistor-Level Monolithic 3D Integration","year":"0","key":"ref6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2017.8050945"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/AsianHOST.2016.7835570"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2017.2749523"},{"journal-title":"Three-Dimensional Integrated Circuit Design","year":"2010","author":"pavlidis","key":"ref2"},{"journal-title":"High Performance Integrated Circuits","year":"2012","author":"salman","key":"ref1"},{"journal-title":"FreePDK45","year":"0","key":"ref9"}],"event":{"name":"2017 IEEE International Conference on Rebooting Computing (ICRC)","start":{"date-parts":[[2017,11,8]]},"location":"Washington, DC","end":{"date-parts":[[2017,11,9]]}},"container-title":["2017 IEEE International Conference on Rebooting Computing (ICRC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8121842\/8123622\/08123686.pdf?arnumber=8123686","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,7]],"date-time":"2019-10-07T01:28:17Z","timestamp":1570411697000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8123686\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,11]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/icrc.2017.8123686","relation":{},"subject":[],"published":{"date-parts":[[2017,11]]}}}