{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,1]],"date-time":"2026-10-01T06:05:35Z","timestamp":1790834735197,"version":"4.1.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,11]]},"DOI":"10.1109\/icrc.2018.8638600","type":"proceedings-article","created":{"date-parts":[[2019,3,8]],"date-time":"2019-03-08T20:46:55Z","timestamp":1552078015000},"page":"1-7","source":"Crossref","is-referenced-by-count":28,"title":["An Oscillatory Neural Network with Programmable Resistive Synapses in 28 Nm CMOS"],"prefix":"10.1109","author":[{"given":"Thomas","family":"Jackson","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Samuel","family":"Pagliarini","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Lawrence","family":"Pileggi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref4","article-title":"Training and operation of an integrated neuromorphic network based on metal-oxide memristors","volume":"521","year":"2015","journal-title":"Nature"},{"key":"ref3","first-page":"160","article-title":"A unified architecture for natural language processing: Deep neural networks with multitask learning","year":"2008","journal-title":"Proceedings of the 25th International Conference on Machine Learning"},{"key":"ref10","first-page":"1","article-title":"Statistical modeling and post manufacturing configuration for scaled analog CMOS","year":"2010","journal-title":"Custom Integrated Circuits Conference (CICC) 2010 IEEE"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/4.375961"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"668","DOI":"10.1126\/science.1254642","article-title":"A million spiking-neuron integrated circuit with a scalable communication network and interface","volume":"345","year":"2014","journal-title":"Science"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/72.846744"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2008.4541882"},{"key":"ref8","volume":"2","year":"1998","journal-title":"RF Microelectronics"},{"key":"ref7","first-page":"2039","article-title":"On the design of phase locked loop oscillatory neural networks: mitigation of transmission delay effects","year":"2016","journal-title":"Neural Networks (IJCNN) 2016 International Joint Conference"},{"key":"ref2","first-page":"4694","article-title":"Beyond short snippets: Deep networks for video classification","year":"2015","journal-title":"Computer Vision and Pattern Recognition (CVPR) 2015 IEEE Conference"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-016-0803-4"},{"key":"ref1","first-page":"1","article-title":"A digital neurosynaptic core using embedded crossbar memory with 45pJ per spike in 45nm","year":"0","journal-title":"Custom Integrated Circuits Conference (CICC) 2011 IEEE"}],"event":{"name":"2018 IEEE International Conference on Rebooting Computing (ICRC)","location":"McLean, VA, USA","start":{"date-parts":[[2018,11,7]]},"end":{"date-parts":[[2018,11,9]]}},"container-title":["2018 IEEE International Conference on Rebooting Computing (ICRC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8634807\/8638586\/08638600.pdf?arnumber=8638600","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,24]],"date-time":"2020-08-24T02:43:43Z","timestamp":1598237023000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8638600\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,11]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/icrc.2018.8638600","relation":{},"subject":[],"published":{"date-parts":[[2018,11]]}}}