{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,10]],"date-time":"2026-02-10T18:55:52Z","timestamp":1770749752389,"version":"3.50.0"},"reference-count":43,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,11]]},"DOI":"10.1109\/icrc.2018.8638608","type":"proceedings-article","created":{"date-parts":[[2019,3,8]],"date-time":"2019-03-08T20:46:55Z","timestamp":1552078015000},"page":"1-8","source":"Crossref","is-referenced-by-count":12,"title":["An Efficient Adder Architecture with Three- Independent-Gate Field-Effect Transistors"],"prefix":"10.1109","author":[{"given":"Jorge","family":"Romero-Gonzalez","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pierre- Emmanuel","family":"Gaillardon","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2017.2695455"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7926971"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2008.2005154"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2009.2014975"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1038\/srep45556"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1038\/srep29448"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2013.2252317"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2066530"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/2765491.2765503"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDERC.2009.5331516"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JXCDC.2015.2418033"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2014.6865410"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2003.818338"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2005.851427"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2014.2359112"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6479004"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2014.7047045"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090742"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"338","DOI":"10.23919\/DATE.2017.7927013","article-title":"Exploiting transistor-level reconfiguration to optimize combinational circuits","author":"raitza","year":"2017","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2333675"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2014.248"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1021\/nl203094h"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"3055","DOI":"10.1021\/nl404795z","article-title":"Graphene\/mos2 hybrid technology for large-scale two-dimensional electronics","volume":"14","author":"yu","year":"2014","journal-title":"Nano Letters"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2009.5272301"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2012.193"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2008.4796642"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2014.2313134"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"4674","DOI":"10.1021\/nl302015v","article-title":"Integrated circuits based on bilayer mos2 transistors","volume":"12","author":"wang","year":"2012","journal-title":"Nano Letters"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1963.2706"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1038\/nature10679"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1038\/nature12502"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2015.2445104"},{"key":"ref1","year":"0","journal-title":"(2015)International technology roadmap for semiconductors"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2277958"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JXCDC.2018.2821638"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2017.8053723"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/LATW.2013.6562673"},{"key":"ref24","author":"inc","year":"0","journal-title":"(2013)7 series fpgas configurable logic block user guide"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/NANO.2015.7388699"},{"key":"ref23","author":"koren","year":"2002","journal-title":"Computer Arithmetic Algorithms"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2002.800526"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838498"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2435264.2435292"}],"event":{"name":"2018 IEEE International Conference on Rebooting Computing (ICRC)","location":"McLean, VA, USA","start":{"date-parts":[[2018,11,7]]},"end":{"date-parts":[[2018,11,9]]}},"container-title":["2018 IEEE International Conference on Rebooting Computing (ICRC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8634807\/8638586\/08638608.pdf?arnumber=8638608","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,24]],"date-time":"2020-08-24T02:43:55Z","timestamp":1598237035000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8638608\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,11]]},"references-count":43,"URL":"https:\/\/doi.org\/10.1109\/icrc.2018.8638608","relation":{},"subject":[],"published":{"date-parts":[[2018,11]]}}}