{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T02:48:04Z","timestamp":1730256484958,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,7]]},"DOI":"10.1109\/icsamos.2007.4285731","type":"proceedings-article","created":{"date-parts":[[2007,8,8]],"date-time":"2007-08-08T15:12:21Z","timestamp":1186585941000},"page":"34-40","source":"Crossref","is-referenced-by-count":1,"title":["Design Space Exploration of Configuration Manager for Network Processing Applications"],"prefix":"10.1109","author":[{"given":"Christoforos","family":"Kachris","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Stamatis","family":"Vassiliadis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.100"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/503074.503076"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-30178-3_9"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.104"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2000.842295"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/92.974899"},{"journal-title":"Xilinx Power Consumption Tools","article-title":"Virtex 4 XPower Estimator spreadsheet","year":"0","key":"ref16"},{"key":"ref17","article-title":"Framework for supporting multiservice edge packet processing on network processors","author":"raghunath","year":"2005","journal-title":"Symposium on Architectures for Networking and Communications Systems"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1047740"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/43.924830"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2006.1639430"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269203"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2006.311340"},{"key":"ref7","article-title":"Performance Evaluation of an Adaptive FPGA for Network Processing","author":"kachris","year":"2006","journal-title":"IEEE International Conference on Rapid Systems Prototyping"},{"key":"ref2","first-page":"146","article-title":"Design Tradeoffs for Embedded Network Processors","volume":"2299","author":"wolf","year":"2002","journal-title":"Proceedings of the International Conference on Architectures of Computing Systems (ARCS)"},{"key":"ref1","article-title":"Design Space Exploration of Network Processor Architectures","author":"thiele","year":"2002","journal-title":"Workshop on Network Processors 8th International Symposium on High-Performance Computer Architecture (HPCA8)"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2006.19"}],"event":{"name":"2007 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation","start":{"date-parts":[[2007,7,16]]},"location":"Samos, Greece","end":{"date-parts":[[2007,7,19]]}},"container-title":["2007 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4285717\/4285718\/04285731.pdf?arnumber=4285731","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T18:25:10Z","timestamp":1489688710000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4285731\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,7]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/icsamos.2007.4285731","relation":{},"subject":[],"published":{"date-parts":[[2007,7]]}}}