{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,20]],"date-time":"2025-01-20T06:10:11Z","timestamp":1737353411878,"version":"3.33.0"},"reference-count":26,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,7]]},"DOI":"10.1109\/icsamos.2007.4285735","type":"proceedings-article","created":{"date-parts":[[2007,8,8]],"date-time":"2007-08-08T19:12:21Z","timestamp":1186600341000},"page":"66-73","source":"Crossref","is-referenced-by-count":3,"title":["On the Problem of Minimizing Workload Execution Time in SMT Processors"],"prefix":"10.1109","author":[{"given":"Francisco J.","family":"Cazorla","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Enrique","family":"Fernandez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peter M.W.","family":"Knijnenburg","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alex","family":"Ramirez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rizos","family":"Sakellariou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mateo","family":"Valero","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","DOI":"10.1145\/977091.977152","article-title":"Predictable performance in SMT processors","author":"cazorla","year":"2004","journal-title":"ACM International Conference on Computing Frontiers"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1086297.1086320"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.108"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/REAL.2002.1181569"},{"key":"ref14","article-title":"SMT implementation in POWER 5","volume":"15","author":"kalla","year":"2003","journal-title":"Hot Chips"},{"key":"ref15","first-page":"49","article-title":"Branch classification for SMT fetch gating","author":"knijnenburg","year":"2002","journal-title":"Proc of the 6th Workshop on Multithreaded Execution Architecture and Compilation"},{"key":"ref16","article-title":"Multithreaded technologies disclosed at MPF","author":"levy","year":"2003","journal-title":"Microprocessor Report"},{"key":"ref17","article-title":"Balancing throughput and fairness in SMT processors","author":"luo","year":"2001","journal-title":"Proc ISPA"},{"key":"ref18","article-title":"Hyper-threading technology architecture and microarchitecture","volume":"6","author":"marr","year":"2002","journal-title":"Intel Technology Journal"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/237090.237140"},{"year":"0","key":"ref4"},{"year":"0","key":"ref3"},{"key":"ref6","article-title":"Two threads for tricore 2","author":"baron","year":"2003","journal-title":"Microprocessor Report"},{"key":"ref5","article-title":"The NAS parallel benchmarks 2.0","author":"bailey","year":"1995","journal-title":"Int Journal of Supercomputer Aplications"},{"key":"ref8","article-title":"DCache Warn: an I-Fetch policy to increase SMT efficiency","author":"cazorla","year":"2004","journal-title":"Proc Symp Parallel and Distributed Processing"},{"key":"ref7","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-540-39707-6_6","article-title":"Improving memory latency aware fetch policies for SMT processors","author":"cazorla","year":"2003","journal-title":"Proc of the Intl Symposium on High Performance Computing"},{"year":"0","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.17"},{"year":"0","key":"ref1"},{"key":"ref20","article-title":"A study on multi-streamed superscalar processors","author":"serrano","year":"1993","journal-title":"Technical Report TR 93–05–07"},{"key":"ref22","article-title":"Handling long-latency loads in a simultaneous multithreaded processor","author":"tullsen","year":"2001","journal-title":"Proceedings of the 34th MICRO"},{"journal-title":"Symbiotic job scheduling with priorities for a simultaneous multithreaded processor","year":"2002","author":"snavely","key":"ref21"},{"key":"ref24","doi-asserted-by":"crossref","first-page":"392","DOI":"10.1109\/ISCA.1995.524578","article-title":"Simultaneous multithreading: Maximizing on-chip parallelism","author":"tullsen","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/232973.232993"},{"key":"ref26","first-page":"49","article-title":"Increasing superscalar performance through multistreaming","author":"yamamoto","year":"1995","journal-title":"Proc of the 1st Intl Conf on High Performance Computer Architecture"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/106972.106991"}],"event":{"name":"2007 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation","start":{"date-parts":[[2007,7,16]]},"location":"Samos, Greece","end":{"date-parts":[[2007,7,19]]}},"container-title":["2007 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4285717\/4285718\/04285735.pdf?arnumber=4285735","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,20]],"date-time":"2025-01-20T05:57:15Z","timestamp":1737352635000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4285735\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,7]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/icsamos.2007.4285735","relation":{},"subject":[],"published":{"date-parts":[[2007,7]]}}}