{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,20]],"date-time":"2025-01-20T06:10:15Z","timestamp":1737353415031,"version":"3.33.0"},"reference-count":22,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,7]]},"DOI":"10.1109\/icsamos.2007.4285748","type":"proceedings-article","created":{"date-parts":[[2007,8,8]],"date-time":"2007-08-08T19:12:21Z","timestamp":1186600341000},"page":"169-177","source":"Crossref","is-referenced-by-count":5,"title":["Online Prediction of Applications Cache Utility"],"prefix":"10.1109","author":[{"given":"Miquel","family":"Moreto","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Francisco J.","family":"Cazorla","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alex","family":"Ramirez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mateo","family":"Valero","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937451"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003581"},{"key":"ref12","article-title":"Memory hierarchy reconfiguration for energy and performance in general-purpose processor architectures","author":"balasubramonian","year":"2000","journal-title":"Micro"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1999.809463"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937453"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1147\/sj.92.0078"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310786"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.1999.807388"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1261391"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1240210"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.17"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"79","DOI":"10.1109\/2.612253","article-title":"A single-chip multiprocessor","volume":"30","author":"hammond","year":"1997","journal-title":"Computer"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.49"},{"key":"ref5","article-title":"Dynamic cache partitioning via columnization","author":"chiou","year":"0","journal-title":"Design Automation Conference"},{"key":"ref8","article-title":"A dynamically reconfigurable cache for multithreaded processors","volume":"1","author":"settle","year":"2005","journal-title":"Journal of Embedded Computing"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1023\/B:SUPE.0000014800.27383.8f"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"392","DOI":"10.1109\/ISCA.1995.524578","article-title":"Simultaneous multithreading: Maximizing on-chip parallelism","author":"tullsen","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"journal-title":"A study on multistreamed superscalar processors Technical Report 93-05","year":"1993","author":"serrano","key":"ref1"},{"key":"ref9","article-title":"Fair cache sharing and partitioning in a chip multiprocessor architecture","author":"kim","year":"2004","journal-title":"PACT"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168882"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1101868.1101874"},{"key":"ref21","doi-asserted-by":"crossref","DOI":"10.1145\/977091.977125","article-title":"Combining compiler and runtime ipc predictions to reduce energy in next generation architectures","author":"chheda","year":"2004","journal-title":"CF"}],"event":{"name":"International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation","start":{"date-parts":[[2007,7,16]]},"location":"Samos","end":{"date-parts":[[2007,7,19]]}},"container-title":["2007 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4285717\/4285718\/04285748.pdf?arnumber=4285748","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,20]],"date-time":"2025-01-20T05:57:15Z","timestamp":1737352635000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4285748\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,7]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/icsamos.2007.4285748","relation":{},"subject":[],"published":{"date-parts":[[2007,7]]}}}