{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T17:46:43Z","timestamp":1729619203640,"version":"3.28.0"},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,7]]},"DOI":"10.1109\/icsamos.2008.4664842","type":"proceedings-article","created":{"date-parts":[[2008,11,6]],"date-time":"2008-11-06T15:17:49Z","timestamp":1225984669000},"page":"18-24","source":"Crossref","is-referenced-by-count":4,"title":["An architecture for the simultaneous execution of hard real-time threads"],"prefix":"10.1109","author":[{"given":"Jonathan","family":"Barre","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christine","family":"Rochange","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pascal","family":"Sainrat","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"crossref","DOI":"10.1109\/ISCA.1995.524578","article-title":"simultaneous multithreading: maxitnizing on-chip parallelism","author":"tullsen","year":"1995","journal-title":"22nd Int'l Symposium on Computer Architecture"},{"key":"17","article-title":"papabench: a free real-time benchmark","author":"nemer","year":"2006","journal-title":"6th Workshop on Worst-Case Execution Time Analysis"},{"key":"18","article-title":"a context-parameterized model for static analysis of execution times","volume":"2","author":"rochange","year":"2007","journal-title":"Transactions on High-Performance Embedded Architectures and Compilers I"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/RTCSA.2005.100"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1145\/217474.217570"},{"key":"13","article-title":"hard real-time scheduling for low-energy using stochastic data and dvs processors","author":"gruian","year":"2001","journal-title":"Proc Int Symp Low Power Electronics and Design (ISPLED)"},{"key":"14","article-title":"the wcet tool challenge 2006","author":"gustafsson","year":"2006","journal-title":"2nd International Symposium on Leveraging Applications of Formal Methods"},{"key":"11","article-title":"worst-case execution time estimation for hardware-assisted multithreaded processors","author":"crowley","year":"2003","journal-title":"HPCA-9 Workshop on Network Processors"},{"key":"12","article-title":"optimizing smt processors for high single-thread performance","volume":"5","author":"dorai","year":"2003","journal-title":"Journal of Instruction-Level Parallelism"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/RTCSA.2005.41"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/ISSPIT.2005.1577063"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-78153-0_13"},{"key":"1","doi-asserted-by":"crossref","DOI":"10.1007\/3-540-61739-6_33","article-title":"cache behavior prediction by abstract interpretation","author":"alt","year":"1996","journal-title":"Static Analysis Symposium"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008149332687"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/1086297.1086320"},{"key":"6","doi-asserted-by":"crossref","DOI":"10.1145\/977091.977152","article-title":"predictable performance in smt processors","author":"cazorla","year":"2004","journal-title":"ACM Conf on Computing Frontiers"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2004.37"},{"key":"4","article-title":"on the complexity of modelling dynamic branch predictors when computing worst-case execution times","author":"burguie?re","year":"2007","journal-title":"ERCIM\/DECOS Workshop on Dependable Embedded Systems"},{"key":"9","article-title":"otawa, a framework for experimenting wcet computations","author":"casse","year":"2006","journal-title":"3rd European Congress on Embedded Real-Time Software"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.17"}],"event":{"name":"2008 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS)","start":{"date-parts":[[2008,7,21]]},"location":"Samos, Greece","end":{"date-parts":[[2008,7,24]]}},"container-title":["2008 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4658786\/4664828\/04664842.pdf?arnumber=4664842","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,5,9]],"date-time":"2020-05-09T23:13:31Z","timestamp":1589066011000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4664842\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,7]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/icsamos.2008.4664842","relation":{},"subject":[],"published":{"date-parts":[[2008,7]]}}}