{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T09:42:25Z","timestamp":1729676545333,"version":"3.28.0"},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,7]]},"DOI":"10.1109\/icsamos.2008.4664843","type":"proceedings-article","created":{"date-parts":[[2008,11,6]],"date-time":"2008-11-06T15:17:49Z","timestamp":1225984669000},"page":"25-32","source":"Crossref","is-referenced-by-count":6,"title":["An adaptive bloom filter cache partitioning scheme for multicore architectures"],"prefix":"10.1109","author":[{"given":"Konstantinos","family":"Nikas","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Matthew","family":"Horsnell","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jim","family":"Garside","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"A single-chip multiprocessor architecture with hardware thread support","year":"2001","author":"wright","key":"19"},{"key":"17","doi-asserted-by":"crossref","first-page":"8","DOI":"10.1145\/582034.582042","article-title":"a parallel java grande benchmark suite","author":"smith","year":"2001","journal-title":"Proc ACM\/IEEE Supercomputing 2001 Conf"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1023\/B:SUPE.0000014800.27383.8f"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.49"},{"key":"16","doi-asserted-by":"crossref","first-page":"245","DOI":"10.1109\/PACT.2007.4336216","article-title":"effective management of dram bandwidth in multicore processors","author":"rafique","year":"2007","journal-title":"Proc Int Conf Parallel Architecture and Compilation Techniques"},{"key":"13","doi-asserted-by":"crossref","first-page":"99","DOI":"10.1535\/itj.1002.02","article-title":"cmp implementation in systems based on the intel core duo processor","volume":"10","author":"mendelson","year":"2006","journal-title":"Intel Technology Journal"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/514216.514219"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1147\/sj.92.0078"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.34"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.27"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2007.4336224"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/362686.362692"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1147\/sj.442.0399"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2004.1289290"},{"article-title":"implementation of the nas parallel benchmarks in java","year":"2002","author":"frumkin","key":"7"},{"journal-title":"Operating system scheduling for chip multiprocessor architectures","year":"2006","author":"fedorova","key":"6"},{"key":"5","doi-asserted-by":"crossref","first-page":"22","DOI":"10.1007\/11945918_9","article-title":"a cache-partitioning aware replacement policy for chip multiprocessors","author":"dybdahl","year":"2006","journal-title":"Proc of 2006 ACM Conference on High Performance Computing"},{"key":"4","article-title":"dynamic cache partitioning via columnization","author":"chiou","year":"2000","journal-title":"Proc of Design Automation Conference"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/1006209.1006246"},{"journal-title":"A chip multi-cluster architecture with locality aware task distribution","year":"2007","author":"horsnell","key":"8"}],"event":{"name":"2008 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS)","start":{"date-parts":[[2008,7,21]]},"location":"Samos, Greece","end":{"date-parts":[[2008,7,24]]}},"container-title":["2008 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4658786\/4664828\/04664843.pdf?arnumber=4664843","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,15]],"date-time":"2019-05-15T04:02:00Z","timestamp":1557892920000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4664843\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,7]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/icsamos.2008.4664843","relation":{},"subject":[],"published":{"date-parts":[[2008,7]]}}}