{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T19:20:07Z","timestamp":1729624807868,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,7]]},"DOI":"10.1109\/icsamos.2008.4664847","type":"proceedings-article","created":{"date-parts":[[2008,11,6]],"date-time":"2008-11-06T15:17:49Z","timestamp":1225984669000},"page":"57-64","source":"Crossref","is-referenced-by-count":1,"title":["Systematic design space exploration for customisable multi-processor architectures"],"prefix":"10.1109","author":[{"given":"Ben","family":"Cope","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peter Y.K.","family":"Cheung","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wayne","family":"Luk","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"article-title":"texture cache for a computer graphics accelerator","year":"0","author":"priem","key":"17"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-30117-2_82"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1145\/1176254.1176272"},{"key":"13","article-title":"the semantics of a simple language for parallel programming","author":"kahn","year":"1974","journal-title":"Proceedings of the IFIP Congress"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.143"},{"journal-title":"Nvidia nvidia shaderperf 1 8 performance analysis tool","year":"0","key":"11"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/1188455.1188549"},{"key":"3","article-title":"from adaptive to self-tuned systems","author":"yalamanchili","year":"2007","journal-title":"Symposium on THE FUTURE OF COMPUTING in memory of Stamatis Vassiliadis"},{"key":"2","first-page":"5","article-title":"high-performance embedded architecture and compilation roadmap","volume":"4050","author":"bosschere","year":"2007","journal-title":"Transactions on HiPEAC LNCS"},{"year":"0","key":"1"},{"year":"0","key":"10"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.1997.606839"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2007.4429998"},{"key":"5","doi-asserted-by":"crossref","DOI":"10.1145\/1403375.1403389","article-title":"using reconfigurable logic to optimise gpu memory accesses. in in proceedings of the 11th acm\/sigda design","author":"cope","year":"2008","journal-title":"Automation and Test in Europe Conference"},{"year":"0","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2005.30"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/SIPS.1999.822323"}],"event":{"name":"2008 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS)","start":{"date-parts":[[2008,7,21]]},"location":"Samos, Greece","end":{"date-parts":[[2008,7,24]]}},"container-title":["2008 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4658786\/4664828\/04664847.pdf?arnumber=4664847","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,9,20]],"date-time":"2021-09-20T01:32:37Z","timestamp":1632101557000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4664847\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,7]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/icsamos.2008.4664847","relation":{},"subject":[],"published":{"date-parts":[[2008,7]]}}}