{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T02:48:14Z","timestamp":1730256494932,"version":"3.28.0"},"reference-count":37,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,7]]},"DOI":"10.1109\/icsamos.2008.4664855","type":"proceedings-article","created":{"date-parts":[[2008,11,6]],"date-time":"2008-11-06T15:17:49Z","timestamp":1225984669000},"page":"124-131","source":"Crossref","is-referenced-by-count":0,"title":["Architectural and algorithm level fault tolerant techniques for low power high yield multimedia devices"],"prefix":"10.1109","author":[{"given":"Mohammad A","family":"Makhzan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ahmed","family":"Eltawil","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fadi J.","family":"Kurdahi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","article-title":"cross layer error exploitation for aggressive voltage scaling","author":"khajeh djahromi","year":"2007","journal-title":"ISQED"},{"key":"35","first-page":"161","author":"nallaperumal","year":"2006","journal-title":"An efficient Swithing Median Filter for Salt & Pepper Impulse Noise Reduction"},{"year":"0","key":"17"},{"key":"36","first-page":"459","article-title":"removing salt-and pepper noise in text\/graphics images","author":"chinnasan","year":"1998","journal-title":"APCCAS 1998"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2004.19"},{"key":"33","article-title":"limits of voltage scaling for caches utilizing fault tolerant techniques","author":"makhzan","year":"2005","journal-title":"Proc ICCD"},{"year":"0","key":"15"},{"key":"34","doi-asserted-by":"publisher","DOI":"10.1109\/TIP.2005.852196"},{"year":"0","key":"16"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/TIP.2005.852196"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/TIP.2007.891805"},{"key":"37","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2016714"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2004.8"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2003.1261156"},{"key":"21","article-title":"motion jpeg 2000 for wireless applications","author":"dufaux","year":"2003","journal-title":"SPIE Conf"},{"key":"20","article-title":"motion jpeg 2000 and digital cinema","author":"foessel","year":"2003","journal-title":"SPIE Conf"},{"year":"0","key":"22"},{"year":"0","key":"23"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1978.1051122"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/ICISS.1997.630243"},{"key":"26","article-title":"limits of voltage scaling for caches utilizing fault tolerant techniques","author":"makhzan","year":"2005","journal-title":"Proc ICCD"},{"key":"27","article-title":"process variation in embedded memories: failure analysis and variation aware architecture","volume":"40","author":"argawal","year":"2005","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/4.62132"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.802354"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775920"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2003.1219021"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.840407"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2001.929760"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1109\/12.21141"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCIT.2004.1412851"},{"year":"0","key":"6"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852295"},{"journal-title":"Digital Integrated Circuit A design perspective","year":"2003","author":"rabaey","key":"5"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1999.766701"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852295"},{"journal-title":"Encoder Core","year":"2000","author":"jpeg","key":"9"},{"year":"0","key":"8"}],"event":{"name":"2008 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS)","start":{"date-parts":[[2008,7,21]]},"location":"Samos, Greece","end":{"date-parts":[[2008,7,24]]}},"container-title":["2008 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4658786\/4664828\/04664855.pdf?arnumber=4664855","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T16:51:26Z","timestamp":1489683086000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4664855\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,7]]},"references-count":37,"URL":"https:\/\/doi.org\/10.1109\/icsamos.2008.4664855","relation":{},"subject":[],"published":{"date-parts":[[2008,7]]}}}