{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T21:39:08Z","timestamp":1729633148956,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,7]]},"DOI":"10.1109\/icsamos.2008.4664859","type":"proceedings-article","created":{"date-parts":[[2008,11,6]],"date-time":"2008-11-06T15:17:49Z","timestamp":1225984669000},"page":"158-164","source":"Crossref","is-referenced-by-count":1,"title":["Efficient management of speculative data in hardware transactional memory systems"],"prefix":"10.1109","author":[{"given":"M. M.","family":"Waliullah","sequence":"first","affiliation":[]},{"given":"Per","family":"Stenstrom","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346204"},{"journal-title":"Integer hash function","year":"0","author":"wang","key":"15"},{"key":"16","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1109\/ISCA.1995.524546","article-title":"The SPLASH-2 programs: characterization and methodological considerations","author":"woo","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.24"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253244"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598134"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/514216.514219"},{"key":"3","doi-asserted-by":"crossref","DOI":"10.1145\/1150019.1136506","article-title":"bulk disambiguation of speculative threads in multiprocessors","author":"ceze","year":"2006","journal-title":"Proc 21st Ann Int l Symp Computer Architecture (ISCA)"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/362686.362692"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.41"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250673"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1993.698569"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310767"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/99.660313"},{"key":"4","doi-asserted-by":"crossref","first-page":"216","DOI":"10.1145\/1150019.1136504","article-title":"tolerating dependences between large speculative threads via sub-threads","author":"colohan","year":"2006","journal-title":"Proceedings of the 21st International Symposium on Computer Architecture"},{"key":"9","doi-asserted-by":"crossref","DOI":"10.1145\/605397.605400","article-title":"speculative synchronization: applying thread-level speculation to explicitly parallel applications","volume":"10","author":"martinez","year":"2002","journal-title":"Proceedings of the ASPLOS"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"}],"event":{"name":"2008 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS)","start":{"date-parts":[[2008,7,21]]},"location":"Samos, Greece","end":{"date-parts":[[2008,7,24]]}},"container-title":["2008 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4658786\/4664828\/04664859.pdf?arnumber=4664859","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,20]],"date-time":"2023-05-20T22:19:05Z","timestamp":1684621145000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4664859\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,7]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/icsamos.2008.4664859","relation":{},"subject":[],"published":{"date-parts":[[2008,7]]}}}