{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T18:12:21Z","timestamp":1729620741545,"version":"3.28.0"},"reference-count":30,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,7]]},"DOI":"10.1109\/icsamos.2008.4664864","type":"proceedings-article","created":{"date-parts":[[2008,11,6]],"date-time":"2008-11-06T10:17:49Z","timestamp":1225966669000},"page":"195-202","source":"Crossref","is-referenced-by-count":2,"title":["A centralized cache miss driven technique to improve processor power dissipation"],"prefix":"10.1109","author":[{"given":"Houman","family":"Homayoun","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohammad","family":"Makhzan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jean-Luc","family":"Gaudiot","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alex","family":"Veidenbaum","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391488"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2003.1212832"},{"key":"18","article-title":"dynamic allocation of datapath resources for low power","author":"ponomarev","year":"0","journal-title":"in Proc Workshop on Complexity-Effective Design (WCED'01) held in conjunction with ISCA 2001"},{"journal-title":"CACTI","year":"0","key":"15"},{"key":"16","article-title":"energy-efficient design of the reorder buffer","author":"ponomarev","year":"2002","journal-title":"PATMOS'02"},{"year":"0","key":"13"},{"year":"0","key":"14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859627"},{"key":"12","article-title":"using lazy instruction prediction to reduce processor wakeup power dissipation","author":"homayoun","year":"0","journal-title":"The 2nd workshop on unique chips and systems in conjunction with the IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS-2006)"},{"key":"21","article-title":"power and energy reduction via pipeline balancing","author":"bahar","year":"0","journal-title":"Proc International Symposium on Computer Architecture (ISCA) 2001"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1250883"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1145\/377792.377854"},{"year":"0","key":"23","article-title":"simplescalar4 tutorial"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2001.991122"},{"key":"25","article-title":"gated vdd: a circuit technique to reduce leakage in deep-submicron cache memories","author":"powell","year":"2000","journal-title":"Proc IEEE ISLPED"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1998.727027"},{"key":"27","doi-asserted-by":"crossref","DOI":"10.1145\/566452.566456","article-title":"energy-efficient hybrid wakeup logic","author":"huang","year":"2002","journal-title":"Proc 2002 Int Symp Low Power Electronics and Design"},{"key":"28","article-title":"the energy complexity of register files","author":"zyuban","year":"0","journal-title":"Proc 1998 Int Symp Low Power Electronics and Design"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2001.991108"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2005.12"},{"key":"2","article-title":"fine-grained dynamic voltage and frequency scaling for precise energy and performance tradeoff based on the ratio of off-chip access to on-chip computation times","volume":"24","author":"choi","year":"2005","journal-title":"IEEE Transaction on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"10","article-title":"crusoe power management: cutting x86 operating power through longrun","author":"fleischmann","year":"0","journal-title":"Embedded Processor Forum June 2000"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310784"},{"year":"0","key":"30"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2006.20"},{"year":"0","key":"6"},{"key":"5","article-title":"vsv: l2-miss-driven variable supply-voltage scaling for low power","author":"li","year":"0","journal-title":"International Symposium on Microarchitecture December 2003"},{"key":"4","article-title":"effective dynamic voltage scaling through cpu-boundedness detection","author":"hsu","year":"0","journal-title":"4th IEEE\/ACM Workshop on Power-Aware Computer Systems December 2004"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/1375657.1375668"},{"year":"0","key":"8"}],"event":{"name":"2008 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS)","start":{"date-parts":[[2008,7,21]]},"location":"Samos, Greece","end":{"date-parts":[[2008,7,24]]}},"container-title":["2008 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4658786\/4664828\/04664864.pdf?arnumber=4664864","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T09:11:52Z","timestamp":1497777112000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4664864\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,7]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/icsamos.2008.4664864","relation":{},"subject":[],"published":{"date-parts":[[2008,7]]}}}