{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T02:21:06Z","timestamp":1725502866717},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,7]]},"DOI":"10.1109\/icsamos.2008.4664865","type":"proceedings-article","created":{"date-parts":[[2008,11,6]],"date-time":"2008-11-06T10:17:49Z","timestamp":1225966669000},"page":"203-209","source":"Crossref","is-referenced-by-count":0,"title":["A priority-expression-based burst scheduling of memory reordering access"],"prefix":"10.1109","author":[{"family":"Jun Pang","sequence":"first","affiliation":[]},{"family":"Lei Yang","sequence":"additional","affiliation":[]},{"family":"Lei Shi","sequence":"additional","affiliation":[]},{"family":"Tiejun Zhang","sequence":"additional","affiliation":[]},{"family":"Donghui Wang","sequence":"additional","affiliation":[]},{"family":"Chaohuan Hou","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","article-title":"reducing dram latencies with an integrated memory hierarchy design","author":"lin","year":"2001","journal-title":"Proceedings of the 7th International Symposium on High-Performance Computer Architecture"},{"key":"17","article-title":"dram-level prefetching for fully-buffered dimm: design, performance and power saving","author":"lin","year":"2007","journal-title":"34th International Symposium on Computer Architecture"},{"year":"0","key":"18"},{"doi-asserted-by":"publisher","key":"15","DOI":"10.1109\/40.946676"},{"year":"0","key":"16"},{"year":"0","key":"13"},{"year":"0","key":"14"},{"key":"11","article-title":"fine-grain priority scheduling on muti-channel memory systems","author":"zhu","year":"2002","journal-title":"Proc Int Symp High Performance Computer Architecture (HPCA-8)"},{"year":"0","author":"rotithor","article-title":"method and apparatus for out of order memory scheduling","key":"12"},{"doi-asserted-by":"publisher","key":"3","DOI":"10.1109\/MM.2006.1"},{"doi-asserted-by":"publisher","key":"20","DOI":"10.1145\/1140389.1140396"},{"doi-asserted-by":"publisher","key":"2","DOI":"10.1109\/HPCA.2007.346206"},{"key":"1","first-page":"128","article-title":"Memory access scheduling","author":"rixner","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"doi-asserted-by":"publisher","key":"10","DOI":"10.1109\/MICRO.2004.22"},{"year":"0","author":"mccalpin","article-title":"stream: sustainable memory bandwidth in high performance computers","key":"7"},{"year":"0","key":"6"},{"doi-asserted-by":"publisher","key":"5","DOI":"10.1109\/MM.2006.82"},{"year":"2005","author":"tawei wang","article-title":"modern dram memory systems: performance analysis and a high performance, power-constrained dram scheduling algorithm","key":"4"},{"doi-asserted-by":"publisher","key":"9","DOI":"10.1109\/12.895941"},{"year":"0","key":"8"}],"event":{"name":"2008 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS)","start":{"date-parts":[[2008,7,21]]},"location":"Samos, Greece","end":{"date-parts":[[2008,7,24]]}},"container-title":["2008 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4658786\/4664828\/04664865.pdf?arnumber=4664865","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T13:28:25Z","timestamp":1489670905000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4664865\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,7]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/icsamos.2008.4664865","relation":{},"subject":[],"published":{"date-parts":[[2008,7]]}}}