{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,12]],"date-time":"2025-04-12T20:40:51Z","timestamp":1744490451618},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,7]]},"DOI":"10.1109\/icsamos.2009.5289226","type":"proceedings-article","created":{"date-parts":[[2009,10,19]],"date-time":"2009-10-19T11:38:42Z","timestamp":1255952322000},"page":"149-156","source":"Crossref","is-referenced-by-count":17,"title":["FPGA implementation of a configurable cache\/scratchpad memory with virtualized user-level RDMA capability"],"prefix":"10.1109","author":[{"given":"George","family":"Kalokerinos","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vassilis","family":"Papaefstathiou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"George","family":"Nikiforos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Stamatis","family":"Kavadias","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Manolis","family":"Katevenis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dionisios","family":"Pnevmatikatos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaojun","family":"Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/5.747866"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/2.730737"},{"key":"15","doi-asserted-by":"crossref","DOI":"10.1145\/232973.232999","article-title":"coherent network interfaces for fine-grain communication","author":"mukherjee","year":"1996","journal-title":"Proceedings of the International Symposium on Computer Architecture (ISCA)"},{"key":"16","article-title":"streamline: cache-based message passing in scalable multiprocessors","author":"byrd","year":"1991","journal-title":"Proc Int Conf Parallel Process (ICPP)"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/165939.165970"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/381792.195494"},{"key":"11","first-page":"161","article-title":"Smart Memories: a modular reconfigurable architecture","author":"mai","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.19"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1220582"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1147\/rd.494.0589"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/CODES.2002.1003604"},{"key":"10","doi-asserted-by":"crossref","DOI":"10.1109\/ISCA.1989.714547","article-title":"inexpensive implementations of set-associativity","author":"kessler","year":"1989","journal-title":"Proceedings of the International Symposium on Computer Architecture (ISCA)"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1996.501181"},{"key":"6","article-title":"interprocessor communication seen as load-store instruction generalization","author":"katevenis","year":"2007","journal-title":"The Future of Computing Essays in Memory of Stamatis Vassiliadis"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2006.17"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2006.55"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2001.991105"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/215399.215416"}],"event":{"name":"2009 International Symposium on Systems, Architectures, Modeling, and Simulation (SAMOS)","start":{"date-parts":[[2009,7,20]]},"location":"Samos, Greece","end":{"date-parts":[[2009,7,23]]}},"container-title":["2009 International Symposium on Systems, Architectures, Modeling, and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5281777\/5289219\/05289226.pdf?arnumber=5289226","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T20:50:27Z","timestamp":1497819027000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5289226\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,7]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/icsamos.2009.5289226","relation":{},"subject":[],"published":{"date-parts":[[2009,7]]}}}