{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T05:19:40Z","timestamp":1729660780886,"version":"3.28.0"},"reference-count":34,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,7]]},"DOI":"10.1109\/icsamos.2009.5289227","type":"proceedings-article","created":{"date-parts":[[2009,10,19]],"date-time":"2009-10-19T11:38:42Z","timestamp":1255952322000},"page":"157-164","source":"Crossref","is-referenced-by-count":1,"title":["High-throughput flexible constraint length Viterbi decoders on de Bruijn, shuffle-exchange and butterfly connected architectures"],"prefix":"10.1109","author":[{"given":"Ganesh","family":"Garga","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David","family":"Guevorkian","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.K","family":"Nandy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H.S","family":"Jamadagni","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","article-title":"introduction to parallel algorithms and architectures","author":"thomas leighton","year":"1992","journal-title":"Morgan Kaufmann Publishers"},{"key":"17","article-title":"low power methodology manual","author":"keating","year":"2007","journal-title":"Springer Publishing"},{"doi-asserted-by":"publisher","key":"18","DOI":"10.1109\/GLOCOM.1993.318157"},{"year":"0","key":"33"},{"year":"0","key":"15"},{"key":"34","first-page":"360","article-title":"reconfigurable viterbi decoding using a new acs pipelining technique","author":"zhu","year":"2003","journal-title":"Proc of the IEEE International Conference on Application-specific Architectures Systems and Processors (ASAP)"},{"doi-asserted-by":"publisher","key":"16","DOI":"10.1109\/26.46516"},{"doi-asserted-by":"publisher","key":"13","DOI":"10.1109\/49.1921"},{"doi-asserted-by":"publisher","key":"14","DOI":"10.1109\/JSAC.1986.1146304"},{"key":"11","first-page":"1097","article-title":"generalized cascade viterbi decoder - a locally connected multiprocessor with linear speedup","author":"feygin","year":"1991","journal-title":"Proc of the IEEE International Conference on Acoustics Speech and Signal Processing"},{"doi-asserted-by":"publisher","key":"12","DOI":"10.1109\/ISSOC.2008.4694861"},{"doi-asserted-by":"publisher","key":"21","DOI":"10.1109\/ICC.1989.49807"},{"doi-asserted-by":"publisher","key":"20","DOI":"10.1109\/TVLSI.2006.874375"},{"doi-asserted-by":"publisher","key":"22","DOI":"10.1109\/ISCAS.2008.4541363"},{"key":"23","first-page":"429","article-title":"binary de bruijn on-chip network for a flexible multiprocessor ldpc decoder","author":"moussa","year":"2008","journal-title":"Proc of the Design Automation Conference"},{"doi-asserted-by":"publisher","key":"24","DOI":"10.1109\/DATE.2007.364668"},{"doi-asserted-by":"publisher","key":"25","DOI":"10.1109\/TVLSI.2008.2003164"},{"key":"26","first-page":"1766","article-title":"michael 1. thul, and norbert wehn. network-on-chipcentric approach to interleaving in high throughput channel decoders","author":"neeb","year":"2005","journal-title":"Proc ofthe IEEE Internation Symposium on Circuits and Systems"},{"year":"0","key":"27"},{"doi-asserted-by":"publisher","key":"28","DOI":"10.1109\/26.223789"},{"doi-asserted-by":"publisher","key":"29","DOI":"10.1109\/26.225495"},{"doi-asserted-by":"publisher","key":"3","DOI":"10.1109\/ASAP.1993.397123"},{"year":"0","key":"2"},{"key":"10","doi-asserted-by":"crossref","first-page":"105","DOI":"10.1007\/BF00927838","article-title":"feedforward architectures for parallel viterbi decoding","volume":"3","author":"fettweis","year":"1991","journal-title":"J VLSI Signal Process Syst"},{"doi-asserted-by":"publisher","key":"1","DOI":"10.1109\/TCOMM.2003.816998"},{"year":"0","key":"30"},{"year":"0","key":"7"},{"year":"0","key":"6"},{"key":"32","doi-asserted-by":"crossref","first-page":"63","DOI":"10.1023\/B:VLSI.0000047272.75049.0e","article-title":"thul, frank gilbert, timo vogt, gerd keiselmaier, and norbert wehn. a scalable system architecture for high-throughput turbo-decoders","volume":"39","author":"michael","year":"2005","journal-title":"Journal of VLSI Signal Processing"},{"doi-asserted-by":"publisher","key":"5","DOI":"10.1109\/4.585246"},{"doi-asserted-by":"publisher","key":"31","DOI":"10.1002\/0470861797"},{"year":"0","key":"4"},{"key":"9","first-page":"126","article-title":"dally, john kim, and dennis abts. a cost efficient topology for high radix networks","author":"william","year":"2007"},{"year":"0","key":"8"}],"event":{"name":"2009 International Symposium on Systems, Architectures, Modeling, and Simulation (SAMOS)","start":{"date-parts":[[2009,7,20]]},"location":"Samos, Greece","end":{"date-parts":[[2009,7,23]]}},"container-title":["2009 International Symposium on Systems, Architectures, Modeling, and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5281777\/5289219\/05289227.pdf?arnumber=5289227","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T20:50:27Z","timestamp":1497819027000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5289227\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,7]]},"references-count":34,"URL":"https:\/\/doi.org\/10.1109\/icsamos.2009.5289227","relation":{},"subject":[],"published":{"date-parts":[[2009,7]]}}}