{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,9]],"date-time":"2026-03-09T17:44:58Z","timestamp":1773078298566,"version":"3.50.1"},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,7]]},"DOI":"10.1109\/icsamos.2009.5289238","type":"proceedings-article","created":{"date-parts":[[2009,10,19]],"date-time":"2009-10-19T15:38:42Z","timestamp":1255966722000},"page":"25-32","source":"Crossref","is-referenced-by-count":13,"title":["High-level synthesis for the design of FPGA-based signal processing systems"],"prefix":"10.1109","author":[{"given":"Emmanuel","family":"Casseau","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bertrand","family":"Le Gal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2002.1115384"},{"key":"17","first-page":"17","article-title":"noise model for accuracy constraint determination in fixed-point systems","author":"menard","year":"2007","journal-title":"Proceedings of EURASIP Conference on Design and Architectures for Signal and Image Processing"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/ISSS.1999.814269"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/1344671.1344688"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.887923"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233648"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/RECONFIG.2005.27"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871541"},{"key":"12","first-page":"435","article-title":"compatibility path based binding algorithm for interconnect reduction in high level synthesis","author":"kim","year":"2007","journal-title":"International Conference on Computer Aided Design"},{"key":"3","year":"2008","journal-title":"High-Level Synthesis from Algorithm to Digital Circuit"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1145\/123186.123350"},{"key":"2","author":"gupta","year":"2004","journal-title":"Spark A Parallelizing Approach to the High-Level Synthesis of Digital Circuits"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/349299.349317"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/123186.123350"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4020-8588-8_9"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2005.1466476"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ICM.2004.1434774"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-3636-9"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2001.915122"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1049\/el:20001044"}],"event":{"name":"2009 International Symposium on Systems, Architectures, Modeling, and Simulation (SAMOS)","location":"Samos, Greece","start":{"date-parts":[[2009,7,20]]},"end":{"date-parts":[[2009,7,23]]}},"container-title":["2009 International Symposium on Systems, Architectures, Modeling, and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5281777\/5289219\/05289238.pdf?arnumber=5289238","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,19]],"date-time":"2017-03-19T05:29:02Z","timestamp":1489901342000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5289238\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,7]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/icsamos.2009.5289238","relation":{},"subject":[],"published":{"date-parts":[[2009,7]]}}}