{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T11:47:56Z","timestamp":1763466476816,"version":"3.28.0"},"reference-count":32,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,7]]},"DOI":"10.1109\/icsamos.2009.5289239","type":"proceedings-article","created":{"date-parts":[[2009,10,19]],"date-time":"2009-10-19T11:38:42Z","timestamp":1255952322000},"page":"33-40","source":"Crossref","is-referenced-by-count":1,"title":["Instruction scheduling for VLIW processors under variation scenario"],"prefix":"10.1109","author":[{"given":"Nayan V.","family":"Mujadiya","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378236"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364450"},{"key":"18","first-page":"15","article-title":"yield-aware cache architectures","author":"ozdemir","year":"2006","journal-title":"MICRO 39 Proceedings of the 39th Annual IEEE\/ACM International Symposium on Microarchitecture"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065716"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2008.4484058"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2005.58"},{"year":"0","key":"14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/1118299.1118466"},{"year":"0","key":"12"},{"key":"21","doi-asserted-by":"crossref","first-page":"129","DOI":"10.1145\/1366230.1366257","article-title":"reducing the impact of intra-core process variability with criticality-based resource allocation and prefetching","author":"romanescu","year":"2008","journal-title":"CF '08 Proceedings of the 2008 conference on Computing frontiers"},{"key":"20","first-page":"504","article-title":"mitigating the impact of process variations on processor register files and execution units","author":"liang","year":"2006","journal-title":"MICRO 39 Proceedings of the 39th Annual IEEE\/ACM International Symposium on Microarchitecture"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.2008.81"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.2008.83"},{"journal-title":"R A Language and Environment for Statistical Computing","year":"2008","key":"24"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1250885"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.836315"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1981.1675827"},{"key":"28","article-title":"advanced compiler design and implementation","author":"muchnick","year":"1997","journal-title":"Morgan Kaufmann"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1007\/BF01205185"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775920"},{"key":"2","first-page":"223","article-title":"modeling and analysis of manufacturing variations","year":"2001","journal-title":"Custom Integrated Circuits 2001 IEEE Conference on"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803949"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1998.746355"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1145\/144965.144998"},{"year":"0","key":"7"},{"key":"6","doi-asserted-by":"crossref","first-page":"275","DOI":"10.1145\/780731.780770","article-title":"adapting instruction level parallelism for optimizing leakage in vliw architectures","volume":"38","author":"kim","year":"2003","journal-title":"SIGPLAN Not"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1145\/1159974.1134674"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382597"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1109\/40.877947"},{"year":"0","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/871656.859620"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2004.1362476"}],"event":{"name":"2009 International Symposium on Systems, Architectures, Modeling, and Simulation (SAMOS)","start":{"date-parts":[[2009,7,20]]},"location":"Samos, Greece","end":{"date-parts":[[2009,7,23]]}},"container-title":["2009 International Symposium on Systems, Architectures, Modeling, and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5281777\/5289219\/05289239.pdf?arnumber=5289239","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T20:50:27Z","timestamp":1497819027000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5289239\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,7]]},"references-count":32,"URL":"https:\/\/doi.org\/10.1109\/icsamos.2009.5289239","relation":{},"subject":[],"published":{"date-parts":[[2009,7]]}}}