{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:12:23Z","timestamp":1763467943006},"reference-count":33,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,7]]},"DOI":"10.1109\/icsamos.2009.5289241","type":"proceedings-article","created":{"date-parts":[[2009,10,19]],"date-time":"2009-10-19T15:38:42Z","timestamp":1255966722000},"page":"49-58","source":"Crossref","is-referenced-by-count":14,"title":["Instruction-based reuse-distance prediction for effective cache management"],"prefix":"10.1109","author":[{"given":"Pavlos","family":"Petoumenos","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Georgios","family":"Keramidas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Stefanos","family":"Kaxiras","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1147\/sj.92.0078"},{"key":"17","doi-asserted-by":"crossref","DOI":"10.1145\/342001.339669","article-title":"selective, accurate, and timely selfinvalidation using last-touch prediction","author":"lai","year":"2000","journal-title":"Proc of the International Symposium on Computer Architecture (ISCA)"},{"article-title":"predicting last-touch references under optimal replacement","year":"2002","author":"lin","key":"18"},{"key":"33","article-title":"miss rate prediction across all program inputs","author":"zhong","year":"2003","journal-title":"Proc Parallel Architectures and Compilation Techniques (PACT)"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937453"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2005.41"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2000.845978"},{"year":"0","key":"14"},{"key":"11","doi-asserted-by":"crossref","DOI":"10.1145\/1128022.1128068","article-title":"simple, penalty- sensitive replacement policies for caches","author":"jeong","year":"2006","journal-title":"Computing Frontiers"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/12.817393"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2006.302740"},{"key":"20","article-title":"the split temporal\/spatial cache: initial performance analysis","author":"milutinovic","year":"1996","journal-title":"Journal of Systems Architecture The EUROMICRO Journal"},{"key":"22","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-540-74309-5_11","article-title":"exploiting single- usage for effective memory management","author":"piquet","year":"2007","journal-title":"Proc of the Asia- Pacific Computer Systems Architecture Conference"},{"year":"0","key":"23"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.5"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.25"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.7"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1145\/166955.166974"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1145\/1006209.1006213"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1109\/12.752656"},{"key":"3","article-title":"estimating cache misses and locality using stack distances","author":"cascaval","year":"2003","journal-title":"Proc Int Conf Supercomput (ICS)"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/1064212.1064232"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2003.1183550"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1147\/sj.52.0078"},{"article-title":"cacti 5.1","year":"2008","author":"thoziyoor","key":"30"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/224538.224622"},{"key":"6","article-title":"reuse-distancebased miss-rate prediction on a per instruction basis","author":"fang","year":"2004","journal-title":"Conference System Performance"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2000.824338"},{"key":"5","article-title":"instruction based memory distance analysis and its application to optimization","author":"fang","year":"2006","journal-title":"Proc Int Conf Supercomput (ICS)"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1995.476816"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/781131.781159"},{"key":"9","doi-asserted-by":"crossref","DOI":"10.1145\/545214.545239","article-title":"timekeeping in the memory system: predicting and optimizing memory behavior","author":"hu","year":"2002","journal-title":"Proc Int l Symp Computer Architecture (ISCA)"},{"year":"0","key":"8"}],"event":{"name":"2009 International Symposium on Systems, Architectures, Modeling, and Simulation (SAMOS)","start":{"date-parts":[[2009,7,20]]},"location":"Samos, Greece","end":{"date-parts":[[2009,7,23]]}},"container-title":["2009 International Symposium on Systems, Architectures, Modeling, and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5281777\/5289219\/05289241.pdf?arnumber=5289241","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,27]],"date-time":"2023-05-27T06:44:22Z","timestamp":1685169862000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5289241\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,7]]},"references-count":33,"URL":"https:\/\/doi.org\/10.1109\/icsamos.2009.5289241","relation":{},"subject":[],"published":{"date-parts":[[2009,7]]}}}