{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T01:59:06Z","timestamp":1729648746892,"version":"3.28.0"},"reference-count":30,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,7]]},"DOI":"10.1109\/icsamos.2010.5642060","type":"proceedings-article","created":{"date-parts":[[2010,11,30]],"date-time":"2010-11-30T21:34:08Z","timestamp":1291152848000},"page":"250-257","source":"Crossref","is-referenced-by-count":2,"title":["Interleaving granularity on high bandwidth memory architecture for CMPs"],"prefix":"10.1109","author":[{"given":"Felipe","family":"Cabarcas","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alejandro","family":"Rico","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yoav","family":"Etsion","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alex","family":"Ramirez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref30","article-title":"Scalable simulation of decoupled accelerator architectures","author":"rico","year":"2010","journal-title":"Tech Rep UPC-DAC-RR-2010–9"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/74926.74934"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1142\/S0129626491000045"},{"key":"ref12","first-page":"372381","article-title":"Increasing the number of strides for conflict-free vector access","author":"valero","year":"1992","journal-title":"ISCA '92 Proceedings of the 19th annual international symposium on Computer architecture"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/181181.181204"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2000.898056"},{"key":"ref15","first-page":"301","article-title":"Reducing dram latencies with an integrated memory hierarchy design","author":"lin","year":"2001","journal-title":"High-Performance Computer Architecture 2001 HPCA The Seventh International Symposium on"},{"key":"ref16","first-page":"8999","article-title":"The design and verification of the alphastation 600 5-series workstation","volume":"7","author":"zurawski","year":"1995","journal-title":"Digital Tech J"},{"key":"ref17","article-title":"Organizational design trade-offs at the dram, memory bus, and memory controller level: Initial results","author":"cuppu","year":"1999","journal-title":"Tech Rep UMD-SCA-TR-1999–2"},{"journal-title":"Memory Systems Cache DRAM Disk","year":"2008","author":"jacob","key":"ref18"},{"journal-title":"Intel 955X Express Chipset","year":"2005","key":"ref19"},{"key":"ref28","first-page":"62","article-title":"Concurrency, latency, or system overhead: Which has the largest impact on uniprocessor dram-system performance?","author":"cuppu","year":"2001","journal-title":"Computer Architecture 2001 Proceedings 28th Annual International Symposium on"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/209937.209958"},{"key":"ref27","article-title":"Dynamic access ordering for streamed computations","volume":"49","author":"mckee","year":"2000","journal-title":"Computers IEEE Transactions on"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/PDP.2009.56"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2006.55"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1147\/rd.516.0639"},{"key":"ref5","article-title":"Performance evaluation of gpus using the rapidmind development platform","author":"mccool","year":"2006","journal-title":"Proceedings of the ACM\/IEEE Conference on Supercomputing"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1971.223171"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2008.74"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.26"},{"key":"ref9","first-page":"276","article-title":"Xor-schemes: A flexible data organization in parallel memories","author":"frailong","year":"1985","journal-title":"Proceedings of the International Conference on Parallel Processing"},{"journal-title":"More chip cores can mean slower supercomputing Sandia National Laboratories","year":"2009","key":"ref1"},{"key":"ref20","doi-asserted-by":"crossref","first-page":"243","DOI":"10.1145\/223982.224435","article-title":"Vector multiprocessors with arbitrated memory access","author":"peiron","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"ref22","first-page":"128","article-title":"Memory access scheduling","author":"rixner","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref21","article-title":"Hardware support for dynamic access ordering: Performance of some design options","author":"mckee","year":"1993","journal-title":"Tech Rep"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.21"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.22"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/IPPS.1996.508052"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.1998.727154"}],"event":{"name":"2010 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS X)","start":{"date-parts":[[2010,7,19]]},"location":"Samos, Greece","end":{"date-parts":[[2010,7,22]]}},"container-title":["2010 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5628951\/5642040\/05642060.pdf?arnumber=5642060","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,4,1]],"date-time":"2024-04-01T16:53:49Z","timestamp":1711990429000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5642060\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,7]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/icsamos.2010.5642060","relation":{},"subject":[],"published":{"date-parts":[[2010,7]]}}}