{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T14:48:25Z","timestamp":1761662905584,"version":"3.28.0"},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,7]]},"DOI":"10.1109\/icsamos.2010.5642061","type":"proceedings-article","created":{"date-parts":[[2010,11,30]],"date-time":"2010-11-30T16:34:08Z","timestamp":1291134848000},"page":"223-230","source":"Crossref","is-referenced-by-count":29,"title":["OpenCL-based design methodology for application-specific processors"],"prefix":"10.1109","author":[{"given":"Pekka O.","family":"Jaskelainen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Carlos S.","family":"de La Lama","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pablo","family":"Huerta","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jarmo H.","family":"Takala","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-03138-0_26"},{"journal-title":"Microprocessor Architectures From VLIW to TTA","year":"1997","author":"corporaal","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1016\/S1383-7621(98)00046-0"},{"key":"ref13","first-page":"191","article-title":"Register file port requirements of transport triggered architectures","author":"hoogerbrugge","year":"1994","journal-title":"Proc 35th Annu Int Symp Microar-Chitecture"},{"key":"ref14","first-page":"65070x-1","article-title":"Codesign toolset for applicationdspecific instruction-set processors","author":"j\u00e4skel\u00e4inen","year":"2007","journal-title":"Proc SPIE Multimedia on Mobile Devices"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2004.1281665"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2003.1191543"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/390013.808479"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/567067.567085"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/330249.330250"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/M-PDT.1994.329796"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/154766.155580"},{"key":"ref6","article-title":"Parallel Processing with CUDA","author":"halfhill","year":"2008","journal-title":"Microprocessor Report"},{"journal-title":"OpenCL Specification vl 0r48 Khronos Group","year":"2009","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/SASP.2009.5226333"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"16","DOI":"10.1007\/978-3-540-89740-8_2","article-title":"MCUDA: An efficient implementation of CUDA kernels for multi-core CPUs","volume":"5335","author":"stratton","year":"2008","journal-title":"Languages and Compilers for Parallel Computing"},{"key":"ref2","first-page":"732","article-title":"Reducing power in high-performance microprocessors","author":"tiwari","year":"1999","journal-title":"Proc of the Annual Conf on Design Automation"},{"key":"ref1","first-page":"248","article-title":"Clock rate versus IPC: the end of the road for conventional microarchitectures","author":"agarwal","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"journal-title":"AutoESL Design Technologies Inc","year":"0","key":"ref9"},{"journal-title":"Programming Languages - C","year":"1999","key":"ref20"},{"key":"ref21","doi-asserted-by":"crossref","first-page":"159","DOI":"10.1007\/3-540-36400-5_13","article-title":"Efficient software implementation of AES on 32-bit platforms","volume":"2523","author":"bertoni","year":"2003","journal-title":"Cryptographic Hardware and Embedded Systems - CHES 2002"}],"event":{"name":"2010 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (IC-SAMOS 2010)","start":{"date-parts":[[2010,7,19]]},"location":"Samos","end":{"date-parts":[[2010,7,22]]}},"container-title":["2010 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5628951\/5642040\/05642061.pdf?arnumber=5642061","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,2,21]],"date-time":"2020-02-21T03:29:21Z","timestamp":1582255761000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/5642061\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,7]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/icsamos.2010.5642061","relation":{},"subject":[],"published":{"date-parts":[[2010,7]]}}}