{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T05:52:50Z","timestamp":1747806770258},"reference-count":29,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,7]]},"DOI":"10.1109\/icsamos.2010.5642062","type":"proceedings-article","created":{"date-parts":[[2010,11,30]],"date-time":"2010-11-30T16:34:08Z","timestamp":1291134848000},"page":"231-240","source":"Crossref","is-referenced-by-count":6,"title":["LV<sup>∗<\/sup>: A low complexity lazy versioning HTM infrastructure"],"prefix":"10.1109","author":[{"given":"Anurag","family":"Negi","sequence":"first","affiliation":[]},{"given":"M M","family":"Waliullah","sequence":"additional","affiliation":[]},{"given":"Per","family":"Stenstrom","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"Hybrid transactional memory","author":"kumar","year":"2006","journal-title":"Proceedings of the ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming"},{"journal-title":"Transactional Memory","year":"2006","author":"larus james","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2009.19"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.9"},{"key":"ref15","article-title":"STAMP: Stanford transactional applications for multi-processing","author":"minh","year":"2008","journal-title":"Proceedings of the International Symposium on Workload Characterization"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250673"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598134"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1449764.1449780"},{"key":"ref19","doi-asserted-by":"crossref","DOI":"10.1145\/605397.605399","article-title":"Transactional lock-free execution of lock-based programs","author":"rajwar","year":"2002","journal-title":"Proceedings of the 10th International Conference on Architectural Support for Programming Languages and Operating Systems"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1002\/cpe.1363"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.13"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669132"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1400214.1400228"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508263"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346204"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168900"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310767"},{"key":"ref7","article-title":"Hardware acceleration for lock-free data structures and software transactional memory","author":"diestelhorst","year":"2008","journal-title":"Proceedings of the Workshop on Exploiting Parallelism with Transactional Memory and print Hardware Assisted Methods (EPHAM)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250674"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1993.698569"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.41"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.54"},{"key":"ref22","first-page":"187","article-title":"McRT-STM: a high performance software transactional memory system for a multi-core runtime","author":"saha","year":"2006","journal-title":"Proceeding of 11th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming (PPoPP '06)"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.9"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1542275.1542299"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/224964.224987"},{"key":"ref26","article-title":"A comprehensive strategy for contention management in software transactional memory","author":"spear","year":"2009","journal-title":"Proceedings of the 14th ACM Symposium on Principles and Practice of Parallel Programming"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.17"}],"event":{"name":"2010 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS X)","start":{"date-parts":[[2010,7,19]]},"location":"Samos, Greece","end":{"date-parts":[[2010,7,22]]}},"container-title":["2010 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5628951\/5642040\/05642062.pdf?arnumber=5642062","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T12:42:31Z","timestamp":1497876151000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5642062\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,7]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/icsamos.2010.5642062","relation":{},"subject":[],"published":{"date-parts":[[2010,7]]}}}