{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,28]],"date-time":"2025-02-28T10:40:02Z","timestamp":1740739202393,"version":"3.38.0"},"reference-count":30,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,7]]},"DOI":"10.1109\/icsamos.2010.5642068","type":"proceedings-article","created":{"date-parts":[[2010,11,30]],"date-time":"2010-11-30T21:34:08Z","timestamp":1291152848000},"page":"185-192","source":"Crossref","is-referenced-by-count":0,"title":["On-chip network interfaces supporting automatic burst write creation, posted writes and read prefetch"],"prefix":"10.1109","author":[{"given":"Radu","family":"Stefan","sequence":"first","affiliation":[]},{"given":"Jason","family":"de Windt","sequence":"additional","affiliation":[]},{"given":"Kees","family":"Goossens","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"article-title":"The Livermore Fortran kernels: a computer test of the numerical performance range","year":"1986","author":"mcmahon","key":"ref30"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560070"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.137"},{"key":"ref12","article-title":"An efficient on-chip network interface offering guaranteed services, shared-memory abstraction, and flexible network programming","volume":"24","author":"radulescu","year":"2005","journal-title":"Transactions on CAD of Integrated Circuits and Systems"},{"key":"ref13","article-title":"On connecting cores to packet switched on-chip networks: A case study with microblaze processor cores","author":"holsmark","year":"2004","journal-title":"Workshop on DDECS"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2003.1183166"},{"key":"ref15","first-page":"287","article-title":"Generic network interfaces for plug and play NoC based architecture","volume":"3985","author":"singh","year":"2006","journal-title":"ARC"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1997.569650"},{"key":"ref17","article-title":"A performance study of software and hardware data prefetching schemes","author":"fu chen","year":"1994","journal-title":"ISCA"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/SPDP.1992.242736"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1455229.1455231"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1990.134503"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.99"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/285930.285991"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VDAT.2009.5158125"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2004.1330747"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/1594835.1504208"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"105","DOI":"10.1016\/j.sysarc.2003.07.004","article-title":"QNoC: QoS architecture and design process for network on chip","volume":"50","author":"bolotin","year":"2004","journal-title":"Journal of Systems Architecture"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"260","DOI":"10.1145\/996566.996638","article-title":"DyAD: Smart routing for networks-on-chip","author":"hu","year":"2004","journal-title":"DAC"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2007.30"},{"key":"ref2","article-title":"Route packets, not wires: On-chip intecon-nection networks","author":"dally","year":"2001","journal-title":"DAC"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2007.39"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379045"},{"key":"ref20","article-title":"The æthereal Network on Chip after ten years: Goals, Evolution, Lessons, and Future","author":"goossens","year":"2010","journal-title":"DAC"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1629435.1629450"},{"key":"ref21","first-page":"38","article-title":"The OSI reference model","author":"day","year":"1995"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/2.546611"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1979.1675439"},{"article-title":"Cache consistency and sequential consistency","year":"1989","author":"goodman","key":"ref26"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/2.707614"}],"event":{"name":"2010 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS X)","start":{"date-parts":[[2010,7,19]]},"location":"Samos, Greece","end":{"date-parts":[[2010,7,22]]}},"container-title":["2010 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5628951\/5642040\/05642068.pdf?arnumber=5642068","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,28]],"date-time":"2025-02-28T09:40:31Z","timestamp":1740735631000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5642068\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,7]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/icsamos.2010.5642068","relation":{},"subject":[],"published":{"date-parts":[[2010,7]]}}}