{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T18:55:53Z","timestamp":1729623353125,"version":"3.28.0"},"reference-count":22,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,7]]},"DOI":"10.1109\/icsamos.2010.5642095","type":"proceedings-article","created":{"date-parts":[[2010,11,30]],"date-time":"2010-11-30T16:34:08Z","timestamp":1291134848000},"page":"28-36","source":"Crossref","is-referenced-by-count":0,"title":["Transparent sampling"],"prefix":"10.1109","author":[{"given":"Taj Muhammad","family":"Khan","sequence":"first","affiliation":[]},{"given":"Daniel Gracia","family":"Perez","sequence":"additional","affiliation":[]},{"given":"Olivier","family":"Temam","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"50","article-title":"High speed CPU simulation using LTU dynamic binary translation","author":"jones","year":"2009","journal-title":"HiPEAC"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.21"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2007.363739"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2002.8"},{"key":"ref14","first-page":"10","article-title":"Self-Monitored Adaptive Cache Warm-Up for Microprocessor Simulation","author":"luo","year":"2004","journal-title":"IEEE Computer Society Press"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598110"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1084834.1084913"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"45","DOI":"10.1145\/635508.605403","article-title":"Automatically characterizing large scale program behavior","volume":"36","author":"sherwood","year":"2002","journal-title":"SIGOPS Oper Syst Rev"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"47","DOI":"10.1007\/11587514_5","article-title":"Efficient sampling startup for sampled processor simulation","volume":"11","author":"van biesbrouck","year":"2005","journal-title":"Proceedings of the First International Conference on High Performance Embedded Architectures and Compilers (HiPEAC 2005)"},{"key":"ref19","doi-asserted-by":"crossref","first-page":"168","DOI":"10.1109\/ANSS.2006.33","article-title":"NSL-BLRL: Efficient cache warmup for sampled processor simulation","author":"van ertvelde","year":"2006","journal-title":"ANSS '06 Proceedings of the 39th annual Symposium on Simulation"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1093\/comjnl\/bxh103"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1996.563595"},{"key":"ref6","first-page":"1","article-title":"Budgeted Region Sampling (BeeRS): do not separate sampling from warm-up, and then spend wisely your simulation budget","volume":"0","author":"gracia perez","year":"2005","journal-title":"International Symposium on Signal Processing and Information Technology"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391552"},{"journal-title":"The art of computer systems performance analysis techniques for experimental design measurement simulation and modeling\/Raj Jain","year":"1991","author":"jain","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/2.869367"},{"article-title":"Evaluating Future Microprocessors: The SimpleScalar Tool Set","year":"1996","author":"burger","key":"ref2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2007.363749"},{"key":"ref9","article-title":"Memory reference reuse latency: Accelerated warmup for sampled microarchitecture simulation","author":"john","year":"2003","journal-title":"ISPASS '05 IEEE International Symposium on Performance Analysis of Systems and Software"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1064212.1064278"},{"key":"ref22","first-page":"93","article-title":"Evaluating Benchmark Subsetting Approaches","volume":"0","author":"yi","year":"2006","journal-title":"IEEE Workload Characterization Symposium"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/859626.859629"}],"event":{"name":"2010 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS X)","start":{"date-parts":[[2010,7,19]]},"location":"Samos, Greece","end":{"date-parts":[[2010,7,22]]}},"container-title":["2010 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5628951\/5642040\/05642095.pdf?arnumber=5642095","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T12:42:30Z","timestamp":1497876150000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5642095\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,7]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/icsamos.2010.5642095","relation":{},"subject":[],"published":{"date-parts":[[2010,7]]}}}