{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T03:07:05Z","timestamp":1730257625485,"version":"3.28.0"},"reference-count":26,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,11,9]],"date-time":"2020-11-09T00:00:00Z","timestamp":1604880000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,11,9]],"date-time":"2020-11-09T00:00:00Z","timestamp":1604880000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,11,9]],"date-time":"2020-11-09T00:00:00Z","timestamp":1604880000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,11,9]]},"DOI":"10.1109\/icset51301.2020.9265388","type":"proceedings-article","created":{"date-parts":[[2020,11,27]],"date-time":"2020-11-27T20:41:07Z","timestamp":1606509667000},"page":"179-184","source":"Crossref","is-referenced-by-count":0,"title":["Reconfigurable Systolic-based Pyramidal Neuron Block for CNN Acceleration on FPGA"],"prefix":"10.1109","author":[{"given":"Hossam O.","family":"Ahmed","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Maged","family":"Ghoneima","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohamed","family":"Dessouky","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"METHOD AND APPARATUS FOR IMPLEMENTING LAYERS ON A CONVOLUTIONAL NEURAL NETWORK ACCELERATOR","year":"2016","author":"aydonat","key":"ref10"},{"journal-title":"EM070 New FPGA family for CNN architectures High-Speed Soft Neuron Design","year":"2018","author":"ahmed","key":"ref11"},{"key":"ref12","article-title":"Accelerating DNNs with Xilinx Alveo Accelerator Cards","volume":"wp504 (v1 0 1)","year":"2018","journal-title":"White Paper Alveo Data Center Accelerator Cards"},{"journal-title":"White Paper Versal ACAPs","article-title":"Versal: The First Adaptive Compute Acceleration Platform (ACAP)","year":"2018","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-01054-6_47"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAIE.2018.8405440"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.23919\/FPL.2017.8056863"},{"article-title":"HARDWARE-ORIENTED APPROXIMATION OF CONVOLUTIONAL NEURAL NETWORKS","year":"2016","author":"gysel","key":"ref17"},{"key":"ref18","first-page":"2","article-title":"8-BIT APPROXIMATIONS FOR PARALLELISM IN DEEP LEARNING","author":"dettmers","year":"2016"},{"key":"ref19","article-title":"Deep Learning with INT8 Optimization on Xilinx Devices","volume":"v1 0 1","author":"yao","year":"2017","journal-title":"UltraScale and UltraScale+ FPGAs"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2934583.2934644"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2735490"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062207"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2705069"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2017.8008533"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927483"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2112570"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2019.04.017"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2474396"},{"article-title":"Pyramidal Neuron Architectures for Accelerating Deep Neural Networks on FPGA","year":"0","author":"ahmed","key":"ref20"},{"key":"ref22","first-page":"655","article-title":"High-Speed 2D Parallel MAC Unit Hardware Accelerator for Convolutional Neural Network","author":"ahmed","year":"2018","journal-title":"Advances in Intelligent Systems and Computing vol 868 Intelligent Systems and Applications Switzerland AG Springer Nature"},{"key":"ref21","first-page":"1","article-title":"A high throughput acceleration for hybrid neural networks with efficient resource management on FPGA","author":"yin","year":"2018","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"ref24","first-page":"6","volume":"er 1 v","author":"altera","year":"0","journal-title":"FPGAs Provide Reconfigurable DSP Solutions"},{"key":"ref23","volume":"wp 1159 1 0","author":"corporation","year":"2011","journal-title":"Enabling High-Performance DSP Applications with Arria V or Cyclone V Variable-Precision DSP Blocks"},{"key":"ref26","article-title":"Implementing FIR Filters and FFTs with28-nm Variable-Precision DSPArchitecture","volume":"1 0","year":"2010","journal-title":"WP-01140"},{"journal-title":"Digital Signal Processing Blocks in Stratix Series FPGAs","year":"0","key":"ref25"}],"event":{"name":"2020 IEEE 10th International Conference on System Engineering and Technology (ICSET)","start":{"date-parts":[[2020,11,9]]},"location":"Shah Alam, Malaysia","end":{"date-parts":[[2020,11,9]]}},"container-title":["2020 IEEE 10th International Conference on System Engineering and Technology (ICSET)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9265142\/9265143\/09265388.pdf?arnumber=9265388","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,28]],"date-time":"2022-06-28T00:08:10Z","timestamp":1656374890000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9265388\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,11,9]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/icset51301.2020.9265388","relation":{},"subject":[],"published":{"date-parts":[[2020,11,9]]}}}