{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T03:15:57Z","timestamp":1730258157888,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,10]]},"DOI":"10.1109\/icsipa.2015.7412160","type":"proceedings-article","created":{"date-parts":[[2016,2,26]],"date-time":"2016-02-26T16:32:58Z","timestamp":1456504378000},"page":"38-43","source":"Crossref","is-referenced-by-count":0,"title":["Design and implementation computing unit for laser jamming system using spatial parallelism on FPGA"],"prefix":"10.1109","author":[{"given":"Omar F.","family":"Yousif","sequence":"first","affiliation":[]},{"given":"Muataz H.","family":"Salih","sequence":"additional","affiliation":[]},{"given":"L. A.","family":"Hassnawi","sequence":"additional","affiliation":[]},{"given":"Mahmoud A. M.","family":"Albreem","sequence":"additional","affiliation":[]},{"given":"Mays Q.","family":"Seddeq","sequence":"additional","affiliation":[]},{"given":"Hiba M.","family":"Isam","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","article-title":"Concept, Design and Performance Evaluation of VLVIW Processor","volume":"2","author":"behera","year":"2013","journal-title":"International Journal of Scientific Engineering and Technology"},{"year":"2004","author":"mattson","journal-title":"Patterns for Parallel Programming","key":"ref3"},{"year":"2014","article-title":"Altera Phase-Locked Loop (Altera PLL) lP Core User Guide","key":"ref10"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/IPDPS.2008.4536145"},{"year":"2004","author":"falconer","article-title":"An Explanation of the Double-Dabble Bin-BCD conversion Algorithm","key":"ref11"},{"year":"2004","author":"guo","article-title":"A Quantitative Analysis of the Speedup Factors of FPGAs over Processors ACM Transactions on Design Automation of Electronic Systems (TODAES)","key":"ref5"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/IMTC.2008.4547124"},{"key":"ref8","article-title":"Multi -Level Pipelined Parallel Hardware Architecture for High Throughput Motion and Disparity Estimation in Multiview Video Coding IEEE Trans. Comput","author":"zatt","year":"2011","journal-title":"IEEE Transactions on Computers"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/FPL.2013.6645506"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/MSP.2009.934110"},{"year":"2011","author":"kreeger","article-title":"Accelerating floating-point designs on FPGAs using math.h functions","key":"ref9"},{"key":"ref1","first-page":"4","article-title":"Parallel Computer Architectural Schemes","volume":"1","author":"chawan","year":"2012","journal-title":"International Journal of Engineering Research & Technology"}],"event":{"name":"2015 IEEE International Conference on Signal and Image Processing Applications (ICSIPA)","start":{"date-parts":[[2015,10,19]]},"location":"Kuala Lumpur, Malaysia","end":{"date-parts":[[2015,10,21]]}},"container-title":["2015 IEEE International Conference on Signal and Image Processing Applications (ICSIPA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7400712\/7412141\/07412160.pdf?arnumber=7412160","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T15:33:55Z","timestamp":1490110435000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7412160\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,10]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/icsipa.2015.7412160","relation":{},"subject":[],"published":{"date-parts":[[2015,10]]}}}