{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T03:29:51Z","timestamp":1730258991921,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,7,27]],"date-time":"2023-07-27T00:00:00Z","timestamp":1690416000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,7,27]],"date-time":"2023-07-27T00:00:00Z","timestamp":1690416000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,7,27]]},"DOI":"10.1109\/icsse58758.2023.10227080","type":"proceedings-article","created":{"date-parts":[[2023,8,29]],"date-time":"2023-08-29T17:35:01Z","timestamp":1693330501000},"page":"485-490","source":"Crossref","is-referenced-by-count":0,"title":["Dual Power Gating 8-Transistor SRAM Design For Low Power Applications"],"prefix":"10.1109","author":[{"given":"Vo Minh","family":"Huan","sequence":"first","affiliation":[{"name":"Ho Chi Minh University of Technology and Education,Faculty of Electrical and Electronics Engineering,Ho Chi Minh City,Viet Nam"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2010.2046361"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012671"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.37394\/23201.2020.19.2"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2015.02.002"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1049\/cds2.12006"},{"volume-title":"Design of SRAM for CMOS 32nm, INSA de Lyon","year":"2011","author":"Lahcen","key":"ref6"},{"key":"ref7","first-page":"95","article-title":"8T-SRAM cell with Improved Read and Write Margins in 65 nm CMOS Technology","volume-title":"in IFIP\/IEEE International Conference on Very Large Scale Integration-System on a Chip","author":"Farshad"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2701547"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/OJCAS.2021.3104945"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1587\/elex.8.232"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1587\/elex.3.281"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2033356"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2007.4488810"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/WF-IoT.2018.8355203"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/iciem48762.2020.9160028"}],"event":{"name":"2023 International Conference on System Science and Engineering (ICSSE)","start":{"date-parts":[[2023,7,27]]},"location":"Ho Chi Minh, Vietnam","end":{"date-parts":[[2023,7,28]]}},"container-title":["2023 International Conference on System Science and Engineering (ICSSE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10227140\/10227074\/10227080.pdf?arnumber=10227080","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,1]],"date-time":"2024-03-01T21:31:16Z","timestamp":1709328676000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10227080\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,7,27]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/icsse58758.2023.10227080","relation":{},"subject":[],"published":{"date-parts":[[2023,7,27]]}}}