{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T01:14:57Z","timestamp":1740100497333,"version":"3.37.3"},"reference-count":9,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,11,24]],"date-time":"2021-11-24T00:00:00Z","timestamp":1637712000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,11,24]],"date-time":"2021-11-24T00:00:00Z","timestamp":1637712000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,11,24]],"date-time":"2021-11-24T00:00:00Z","timestamp":1637712000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100010450","name":"Nova","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100010450","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,11,24]]},"DOI":"10.1109\/icta53157.2021.9661910","type":"proceedings-article","created":{"date-parts":[[2022,1,3]],"date-time":"2022-01-03T20:19:29Z","timestamp":1641241169000},"page":"65-68","source":"Crossref","is-referenced-by-count":0,"title":["Compact Modeling and Analysis of a Typical Inter-Chiplet Serial High Speed Link on an Active Interposer"],"prefix":"10.1109","author":[{"given":"Zhuanzhuan","family":"Zhang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Min","family":"Miao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaolong","family":"Duan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/TCPMT.2010.2101890"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/ICSJ.2017.8240127"},{"year":"0","key":"ref6"},{"year":"2018","key":"ref5"},{"year":"2017","journal-title":"PCI Express Base Specification Revision 4 0 Version 1 0 PCI Express","key":"ref8"},{"year":"2021","journal-title":"DMA\/Bridge Subsystem for PCI Express v4 0","key":"ref7"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/TVLSI.2016.2568755"},{"year":"0","journal-title":"PCI Express Card Electromechanical Specification Revision 2 0","key":"ref9"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/ISED.2017.8303914"}],"event":{"name":"2021 IEEE International Conference on Integrated Circuits, Technologies and Applications (ICTA)","start":{"date-parts":[[2021,11,24]]},"location":"Zhuhai, China","end":{"date-parts":[[2021,11,26]]}},"container-title":["2021 IEEE International Conference on Integrated Circuits, Technologies and Applications (ICTA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9661584\/9661598\/09661910.pdf?arnumber=9661910","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T16:56:42Z","timestamp":1652201802000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9661910\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,11,24]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/icta53157.2021.9661910","relation":{},"subject":[],"published":{"date-parts":[[2021,11,24]]}}}